Molded chip combination
First Claim
Patent Images
1. A molded chip combination, comprising:
- a first semiconductor chip having a first PHY region;
a second semiconductor chip having a second PHY region;
an interconnect chip interconnecting the first PHY region to the second PHY region;
a first molding layer laterally joining together the first semiconductor chip and the second semiconductor chip;
a second molding layer at least partially encapsulating the interconnect chip; and
a polymer layer positioned between the first molding layer and the second molding layer.
1 Assignment
0 Petitions
Accused Products
Abstract
Various molded chip combinations and methods of manufacturing the same are disclosed. In one aspect, a molded chip combination is provided that includes a first semiconductor chip that has a first PHY region, a second semiconductor chip that has a second PHY region, an interconnect chip interconnecting the first PHY region to the second PHY region, and a molding joining together the first semiconductor chip, the second semiconductor chip and the interconnect chip.
75 Citations
20 Claims
-
1. A molded chip combination, comprising:
-
a first semiconductor chip having a first PHY region; a second semiconductor chip having a second PHY region; an interconnect chip interconnecting the first PHY region to the second PHY region; a first molding layer laterally joining together the first semiconductor chip and the second semiconductor chip; a second molding layer at least partially encapsulating the interconnect chip; and a polymer layer positioned between the first molding layer and the second molding layer. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A molded chip combination, comprising:
-
a first semiconductor chip having a first PHY region and a first non-PHY region; a second semiconductor chip having a second PHY region and a second non-PHY region; an interconnect chip interconnecting the first PHY region to the second PHY region; a first molding layer laterally joining together the first semiconductor chip and the second semiconductor chip; a second molding layer joined to the first molding layer and at least partially encapsulating the interconnect chip and the first molding layer; and a polymer layer positioned between the first molding layer and the second molding layer. - View Dependent Claims (9, 10, 11, 12, 13)
-
-
14. A method of manufacturing a molded chip combination, comprising:
-
interconnecting a first PHY region of a first semiconductor chip to a second PHY region of a second semiconductor chip with an interconnect chip; and molding together the first semiconductor chip and the second semiconductor chip with a first molding layer; at least partially encapsulating the interconnect chip with a second molding layer; and applying a polymer layer between the first molding layer and the second molding layer. - View Dependent Claims (15, 16, 17, 18, 19, 20)
-
Specification