Power semiconductor device and package

• US 10,535,579 B2
• Filed: 03/11/2019
• Issued: 01/14/2020
• Est. Priority Date: 04/06/2018
• Status: Active Grant

• Current Assignee: Sabin Lupan
• Original Assignee: Sabin Lupan
• Inventors: Lupan, Sabin
• Primary Examiner(s): Clark, S. V.
• Application Number:
  US16/298,483
• Publication Number:
  US 20190311967A1
• Time in Patent Office: 309 Days
• Field of Search: 257691, 257723, 257724, 257707
• CPC Class Codes: H01L 23/367 Cooling facilitated by shape of device H01L23/38, H01L23/40, H01L23/42, H01L23/44, H01L23/46 take precedence
• CPC Class Codes: H01L 23/3672 Foil-like cooling fins or heat sinks being part of lead-frames H01L23/49568
• CPC Class Codes: H01L 23/3735 Laminates or multilayers, e.g. direct bond copper ceramic substrates
• CPC Class Codes: H01L 23/49844 for devices being provided for in H01L29/00
• CPC Class Codes: H01L 23/50 for integrated circuit devices, e.g. power bus, number of leadsH01L23/482 - H01L23/498 take precedence
• CPC Class Codes: H01L 27/088 the components being field-effect transistors with insulated gate
• CPC Class Codes: H02M 1/08 Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
• CPC Class Codes: H02M 7/003 Constructional details, e.g. physical layout, assembly, wiring or busbar connections

Abstract

A power semiconductor device and package includes multiple electrically parallel semiconductor device legs designed to share source regions and share a drain region between two devices in each leg laterally staggered from each other to distribute thermal conductivity across the shared source regions. A multitude of jigsaw patterned lateral isolation trenches are formed in a substrate of the device. The trenches are configured to isolate the laterally staggered line-in and line-out source regions from a common drain region of the plurality of semiconductor device legs. The staggered devices are also designed for staggered time and staggered heat conductivity delays and current spreading from the package input to an output of a respective pair of devices to improve current and heat conductivity from the package input to an output of a subsequent pair of devices.

Claims

1. A power semiconductor device and package, comprising:

a plurality of electrically parallel semiconductor device legs configured to share a line-in and line-out source regions and share a drain region between two devices in each leg, wherein each leg is laterally staggered from each other leg to distribute thermal conductivity across the shared source regions;

a plurality of jigsaw patterned lateral isolation trenches in a substrate of the device, the trenches configured to isolate the laterally staggered line-in and line-out source regions from a common drain region of the plurality of semiconductor device legs; and

a current spreader for each of the line-in and the line-out source regions, each current spreader configured to extend a length of the line-in and the line-out source regions and to increase a current conduction area there through.

2. The power semiconductor device and package of claim 1, further comprising a composite ejector wedged between the current spreader and the line-in and the line-out terminal projection.

3. The power semiconductor device and package of claim 1, further comprising thermally conductive vertical terminal projections configured to be received by spring loaded female receptacles.

4. The power semiconductor device and package of claim 1, wherein the substrate comprises a metal brazed metal to conductive ceramic to metal brazed metal sandwich including a silicon nitride.

5. The power semiconductor device and package of claim 1, further comprising a gate and source/drain control voltage generated external to the semiconductor device and package.

6. The power semiconductor device and package of claim 1, wherein a source portion of a semiconductor device leg is laterally adjacent a drain portion of another semiconductor device leg.

7. A power semiconductor device and package, comprising:

a first semiconductor pair of devices configured between a first and a second source region and configured to share a drain region wherein a source portion of the first pair of devices is laterally adjacent a drain portion of a second pair of devices,

wherein the first pair of devices is laid out laterally diagonal from the second pair of devices to distribute thermal conductivity relative to an input and an output of the device package;

a plurality of stair case patterned lateral isolation trenches in a substrate of the package, the trenches configured to isolate the laterally diagonal source regions from a common drain region of the first and the second semiconductor pair of devices; and

a current spreader for each of the first and the second source regions, each current spreader configured to extend a length of the first and the second source regions and to increase a current conduction area there through.

8. The power semiconductor device and package of claim 7, further comprising an integrated package including the substrate, a plurality of source, drain and gate terminals in conduction via a plurality of conductive clips.

9. The power semiconductor device and package of claim 7, further comprising thermally conductive vertical terminal projections configured to be received by spring loaded female receptacles.

10. The power semiconductor device and package of claim 7, wherein the substrate comprises an insulated metal substrate (IMS) and a metal brazed metal to conductive ceramic to metal brazed metal sandwich including a silicon nitride.

11. The power semiconductor device and package of claim 7, further comprising a gate and source/drain control voltage generated external to the semiconductor device and package.

12. The power semiconductor device and package of claim 7, wherein a source portion of the second semiconductor pair of devices is laterally adjacent a drain portion of a third semiconductor pair of devices.

13. The power semiconductor device and package of claim 7, wherein a source portion of the second semiconductor pair of devices is electrically isolated from the drain portion of a third semiconductor pair of devices by a stair case channel in the substrate.

14. A power semiconductor device and package system, comprising:

a first semiconductor pair of devices configured between a first and a second source region and configured to share a drain region laterally adjacent to a source portion of a second pair of devices,

wherein the first pair of devices is laid out in a staggered pattern from the second pair of devices to distribute thermal conductivity relative to an input and an output of the device package;

a plurality of stair case patterned lateral isolation trenches in a substrate of the package, the trenches configured to isolate a staggered source region from a common drain region of the first and the second semiconductor pair of devices; and

a current spreader for each of the first and the second source regions, each current spreader configured to extend a length of the first and the second source regions and to increase a current conduction area there through.

15. The power semiconductor device and package of claim 14, wherein a time delay from the package input to an output of the first pair of devices is shorter than a time delay from the package input to an output of the second pair of devices.

16. The power semiconductor device and package of claim 14, wherein a time delay from the package input to an output of the second pair of devices is shorter than a time delay from the package input to an output of the third pair of devices.

17. The power semiconductor device and package of claim 14, wherein a heat conductivity delay from the package input to an output of the first pair of devices is shorter than a heat conductivity delay from the package input to an output of the second pair of devices.

18. The power semiconductor device and package of claim 14, wherein a heat conductivity delay from the package input to an output of the second pair of devices is shorter than a heat conductivity delay from the package input to an output of the third pair of devices.

19. The power semiconductor device and package of claim 14, wherein a source portion of the second semiconductor pair of devices is laterally adjacent a drain portion of a third semiconductor pair of devices.

20. The power semiconductor device and package of claim 14, wherein a source portion of the second semiconductor pair of devices is electrically isolated from the drain portion of a third semiconductor pair of devices by a stair case channel in the substrate.