Method and decoder to adjust an error locator polynomial based on an error parity
First Claim
Patent Images
1. A method of operation of a decoder, the method comprising:
- receiving, with the decoder, an error parity of a first data;
receiving, with the decoder, the first data; and
generating, with the decoder, second data by adjusting a length of an error locator polynomial based on the error parity of the first data,wherein the adjusting the length of the error locator polynomial reduces at least one of decoding latency or power consumption of the decoder.
1 Assignment
0 Petitions
Accused Products
Abstract
A method of operation of a decoder includes receiving first data at the decoder. The method further includes generating second data at the decoder based on the first data. The second data is generated by adjusting an error locator polynomial based on an error parity of the first data.
-
Citations
26 Claims
-
1. A method of operation of a decoder, the method comprising:
-
receiving, with the decoder, an error parity of a first data; receiving, with the decoder, the first data; and generating, with the decoder, second data by adjusting a length of an error locator polynomial based on the error parity of the first data, wherein the adjusting the length of the error locator polynomial reduces at least one of decoding latency or power consumption of the decoder. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15)
-
-
16. An apparatus comprising:
-
a circuit configured to determine an error parity of first data; and a decoder coupled to the circuit, the decoder configured to generate second data by adjusting a length of an error locator polynomial of the decoder based on the error parity of the first data, wherein the adjusting the length of the error locator polynomial reduces at least one of decoding latency or power consumption of the decoder. - View Dependent Claims (17, 18, 19, 20, 21)
-
-
22. An apparatus comprising:
-
a first circuit configured to receive first data and to perform a set of decoding operations based on the first data by adjusting a length of a first error locator polynomial based on an even error parity of the first data; a second circuit configured to receive the first data and to perform the set of decoding operations by adjusting a length of a second error locator polynomial based on an odd error parity of the first data; and a third circuit coupled to the first circuit and to the second circuit, the third circuit configured to select an output of the first circuit or the second circuit to provide a second data, wherein adjusting the length of the first error locator polynomial reduces at least one of decoding latency or power consumption of the first circuit, and wherein adjusting the length of the second error locator polynomial reduces at least one of decoding latency or power consumption of the second circuit. - View Dependent Claims (23, 24, 25, 26)
-
Specification