Storage device, a host system including the storage device, and a map table updating method of the host system

• US 10,613,881 B2
• Filed: 01/15/2016
• Issued: 04/07/2020
• Est. Priority Date: 03/09/2015
• Status: Active Grant

• Current Assignee: Samsung Electronics Co. Ltd.
• Original Assignee: Samsung Electronics Co. Ltd.
• Inventors: Lee, TaeHack, Song, Je-Hyuck
• Primary Examiner(s): Rones, Charles
• Assistant Examiner(s): Chang, Tian-Pong
• Application Number:
  US14/996,562
• Publication Number:
  US 20160267016A1
• Time in Patent Office: 1,544 Days
• CPC Class Codes: G06F 12/109 for multiple virtual address spaces, e.g. segmentation G06F12/1036 takes precedence
• CPC Class Codes: G06F 13/28 using burst mode transfer, e.g. direct memory access DMA, cycle steal G06F13/32 takes precedence
• CPC Class Codes: G06F 9/455 Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines

Abstract

A host system includes a host device, a host buffer memory, and storage device. The host device includes a plurality of cores. The host buffer memory is configured to store a first command queue and a first map table, wherein each of the first command queue and the first map table corresponds to a first core of the cores. The storage device is configured to perform an input/output virtualization operation using the first core as a virtual core. The storage device uses the first command queue and the first map table during the input/output virtualization operation using the first core.

Claims

1. A storage device that communicates with an external host device, the storage device comprising:

a nonvolatile memory device that includes memory blocks; and

a memory controller, the memory controller comprising;

a processor that processes at least one command from the external host device;

a physical function controller that controls a first input/output operation using the processor;

a virtual function controller that controls a second input/output operation using a core of the external host device, the second input/output operation corresponding to a virtualization operation;

an address translation unit that sets a first physical address indicative of a host buffer memory of the external host device and that differs from a second physical address of the nonvolatile memory device;

a write direct memory access (DMA) circuit that writes a first map table used for a first address translation of the first input/output operation and a second map table used for a second address translation of the second input/output operation to the host buffer memory of the external host device, based on the first physical address set by the address translation unit;

a read DMA circuit that reads the first map table and the second map table of the host buffer memory, which are updated according to the at least one command, based on the first physical address set by the address translation unit; and

a nonvolatile memory interface that stores the first map table and the second map table read by the read DMA circuit to the nonvolatile memory device.

2. The storage device of claim 1, wherein the physical function controller

fetches the at least one command from a first submission queue of the host buffer memory after the at least one command is written to the first submission queue of the host buffer memory,

writes a first completion to a first completion queue of the host buffer memory after the at least one command is processed by the processor, and

generates a first interrupt to the external host device.

3. The storage device of claim 2, wherein the virtual function controller

fetches the at least one command from a second submission queue of the host buffer memory after the at least one command is written to the second submission queue of the host buffer memory,

writes a second completion to a second completion queue of the host buffer memory after the at least one command is processed by the processor, and

generates an second interrupt to the external host device.

4. The storage device of claim 3, wherein the first address translation and the second address translation are associated with a logical address of the external host device and the second physical address of the nonvolatile memory device.

5. The storage device of claim 1, wherein each of the virtual function controller and the physical function controller is based on at least one of nonvolatile memory express (NVMe), peripheral component interconnect express queuing interface (PQI), serial advanced technology attachment express (SATAe), or low latency interface (LLI).

6. The storage device of claim 1, wherein the memory controller further comprises a buffer memory that stores a portion of a first map table and a second map table stored in the host buffer memory of the external host device.

7. The storage device of claim 1, wherein the memory controller further comprises an error correction circuit that performs error correction on data for the nonvolatile memory device.

8. The storage device of claim 1, wherein the storage device is a universal flash storage (UFS).

9. The storage device of claim 1, wherein the virtual function controller is a first virtual function controller and the core is a first core, and

the memory controller further includes a second virtual function controller that controls a third input/output operation using a second core of the external host device, the third input/output operation corresponding to the virtualization operation.

10. The storage device of claim 9, wherein

the write DMA circuit writes a third map table used for a third address translation of the third input/output operation to the host buffer memory of the external host device, based on the first physical address set by the address translation unit,

the read DMA circuit reads the third map table of the host buffer memory which is updated according to the at least one command, based on the first physical address set by the address translation unit, and

the nonvolatile memory interface stores the third map table read by the read DMA circuit to the nonvolatile memory device.

11. The storage device of claim 10, wherein the second virtual function controller

fetches the at least one command from a third submission queue of the host buffer memory after the at least one command is written to the third submission queue of the host buffer memory,

writes a third completion to a third completion queue of the host buffer memory after the at least one command is processed by the processor, and

generates an third interrupt to the external host device.

12. The storage device of claim 11, wherein the first virtual function controller and the second virtual function controller correspond to a multi-root (MR) input/output virtualization function.

13. A storage device that communicates with an external host device, comprising:

a nonvolatile memory device; and

a memory controller that includes a processor,

wherein the memory controller

controls a first input/output operation using the processor;

controls a second input/output operation using a first core of the external host device, the second input/output operation corresponding to a virtualization operation;

controls a third input/output operation using a second core of the external host device, the third input/output operation corresponding to the virtualization operation;

set a first physical address which indicates a host buffer memory of the external host device and is different from a second physical address of the nonvolatile memory device;

writes a first map table used for a first address translation of the first input/output operation, a second map table used for a second address translation of the second input/output operation, and a third map table used for a third address translation of the third input/output operation to the host buffer memory of the external host device, based on the first physical address;

reads the first map table, the second map table, and the third map table of the host buffer memory which are updated according to at least one command of the external host device, based on the first physical address; and

stores the first map table, the second map table, and the third map table read from the host buffer memory to the nonvolatile memory device.

14. The storage device of claim 13, wherein the memory controller

fetches the at least one command from a first submission queue, a second submission queue, and a third submission queue of the host buffer memory, respectively;

writes a first completion, a second completion, and a third completion to a first completion queue, a second completion queue, and a third completion queue of the host buffer memory after the at least one command is processed by the processor, respectively; and

generates a first interrupt, a second interrupt, and a third interrupt to the external host device, respectively.

15. The storage device of claim 13, wherein the first address translation, the second address translation, and the third address translation are associated with a logical address of the external host device and the second physical address of the nonvolatile memory device.

16. A method of operating a storage device that communicates with an external host device, the method comprising:

performing a first input/output operation and a second input/output operation, the second input/output operation corresponding to a virtualization operation;

setting a first physical address which indicates a host buffer memory of the external host device and is different from a second physical address of a nonvolatile memory device of the storage device;

writing a first map table used for a first address translation of the first input/output operation and a second map table used for a second address translation of the second input/output operation to the host buffer memory of the external host device, based on the first physical address;

determining whether the first map table and the second map table stored in the host buffer memory need to be updated;

in response to determining that the first map table and the second map table need to be updated, reading the first map table and the second map table of the host buffer memory which are updated according to at least one command of the external host device, based on the first physical address; and

storing the first map table and the second map table read from the host buffer memory to the nonvolatile memory device.

17. The method of claim 16, wherein performing the first input/output operation and the second input/output operation comprises:

using a processor of a memory controller of the storage device for the first input/output operation; and

using a core of the external host device for the second input/output operation.

18. The method of claim 17, wherein performing the first input/output operation and the second input/output operation further comprises:

fetching the at least one command from a first submission queue and a second submission queue of the host buffer memory, respectively;

writing a first completion and a second completion to a first completion queue and a second completion queue of the host buffer memory after the at least one command is processed by the processor, respectively; and

generating a first interrupt and a second interrupt to the external host device, respectively.

19. The method of claim 16, wherein the first address translation and the second address translation are associated with a logical address of the external host device and the second physical address of the nonvolatile memory device.

20. The method of claim 16, further comprising performing error correction on data for the nonvolatile memory device.