System and method to enhance solder joint reliability
First Claim
Patent Images
1. A system, comprising:
- a reliability cover disposed over at least one of an integrated circuit package and a Si die of the integrated circuit package, wherein the integrated circuit package is mountable to a printed circuit board via a plurality of solder balls, wherein the reliability cover is disposed over the Si die, wherein the reliability cover covers only one or more portions of a top surface area of the Si die, rather than covering the entire top surface area of the Si die,wherein the reliability cover is configured to reduce a difference in a coefficient of thermal expansion between the integrated circuit package and the printed circuit board, or between the Si die and a substrate of the integrated circuit package by a threshold value, andwherein the reliability cover is disposed at one or more corners of a top surface of the at least one of the integrated circuit package and the Si die of the integrated circuit package.
5 Assignments
0 Petitions
Accused Products
Abstract
A reliability cover that is disposed over at least one of an integrated circuit package and a Si die of the integrated circuit package is disclosed. The integrated circuit package is mountable to a printed circuit board via a plurality of solder balls. The reliability cover is configured to reduce a difference in a coefficient of thermal expansion between the integrated circuit package and the printed circuit board, and between the Si die and a substrate of the integrated circuit package by a threshold value.
5 Citations
18 Claims
-
1. A system, comprising:
-
a reliability cover disposed over at least one of an integrated circuit package and a Si die of the integrated circuit package, wherein the integrated circuit package is mountable to a printed circuit board via a plurality of solder balls, wherein the reliability cover is disposed over the Si die, wherein the reliability cover covers only one or more portions of a top surface area of the Si die, rather than covering the entire top surface area of the Si die, wherein the reliability cover is configured to reduce a difference in a coefficient of thermal expansion between the integrated circuit package and the printed circuit board, or between the Si die and a substrate of the integrated circuit package by a threshold value, and wherein the reliability cover is disposed at one or more corners of a top surface of the at least one of the integrated circuit package and the Si die of the integrated circuit package. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 14, 15)
-
-
12. A system, comprising:
-
a printed circuit board having a first coefficient of thermal expansion; an integrated circuit package configured to be mounted to the printed circuit board and having a second coefficient of thermal expansion; and a reliability cover disposed over at least a portion of the integrated circuit package and at least a portion of a Si die within the integrated circuit package, wherein the reliability cover does not cover a side area of the Si die and wherein the reliability cover is configured to reduce a difference between the first coefficient of thermal expansion and the second coefficient of thermal expansion by a threshold value, wherein a second reliability cover is disposed over the integrated circuit package, and the second reliability cover does not cover a side area of the integrated circuit package. - View Dependent Claims (13, 16, 17, 18)
-
Specification