Power semiconductor device that includes a copper layer disposed on an electrode and located away from a polyimide layer and method for manufacturing the power semiconductor device
First Claim
Patent Images
1. A power semiconductor device comprising:
- a semiconductor layer;
an electrode disposed on the semiconductor layer;
a polyimide layer comprising an opening disposed on the electrode, the polyimide layer covering an edge of the electrode and extending onto the electrode;
a copper layer disposed on the electrode within the opening, and located away from the polyimide layer on the electrode; and
a copper wire comprising one end joined on the copper layer,wherein the copper layer has a larger area than a region in which the copper wire is joined to the copper layer, anda distance between the copper layer and the polyimide layer is greater than half a thickness of the copper layer.
1 Assignment
0 Petitions
Accused Products
Abstract
An electrode is disposed on a semiconductor layer. A polyimide layer has an opening disposed on the electrode, covers the edge of the electrode, and extends onto the electrode. A copper layer is disposed on the electrode within the opening, and located away from the polyimide layer on the electrode. A copper wire has one end joined on the copper layer.
-
Citations
11 Claims
-
1. A power semiconductor device comprising:
-
a semiconductor layer; an electrode disposed on the semiconductor layer; a polyimide layer comprising an opening disposed on the electrode, the polyimide layer covering an edge of the electrode and extending onto the electrode; a copper layer disposed on the electrode within the opening, and located away from the polyimide layer on the electrode; and a copper wire comprising one end joined on the copper layer, wherein the copper layer has a larger area than a region in which the copper wire is joined to the copper layer, and a distance between the copper layer and the polyimide layer is greater than half a thickness of the copper layer. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A method for manufacturing a power semiconductor device, the method comprising:
-
forming an electrode on a semiconductor layer; forming a polyimide layer comprising an opening disposed on the electrode, the polyimide layer covering an edge of the electrode and extending onto the electrode; forming, on the electrode within the opening, a copper layer located away from the polyimide layer on the electrode; and joining one end of a copper wire having a diameter of 100 μ
m or more onto the copper layer,wherein the joining of the one end of the copper wire is performed to the copper layer located away from the polyimide layer by a distance greater than half a thickness of the copper layer.
-
-
7. A power semiconductor device comprising:
-
a semiconductor layer; an electrode disposed on the semiconductor layer; a polyimide layer comprising an opening disposed on the electrode, the polyimide layer covering an edge of the electrode and extending onto the electrode; a copper layer disposed on the electrode within the opening, and located away from the polyimide layer on the electrode; a copper wire comprising one end joined on the copper layer and having a diameter larger than a thickness of the copper layer; and a silicon nitride layer partly disposed on the electrode, wherein the copper layer comprises an edge directly contacting the silicon nitride layer. - View Dependent Claims (8, 9, 10, 11)
-
Specification