Block management for dynamic single-level cell buffers in storage devices
First Claim
Patent Images
1. A semiconductor apparatus comprising:
- one or more substrates; and
logic coupled to the one or more substrates, wherein the logic is implemented at least partly in one or more of configurable logic or fixed-functionality hardware logic, the logic coupled to the one or more substrates to;
determine a programmable eviction ratio associated with a storage device,convert a portion of a single-level cell region in the storage device into a multi-level cell region in accordance with the programmable eviction ratio,wherein when the storage device is in a runtime state, the programmable eviction ratio is to be retrieved from a data structure dedicated to the runtime state, and wherein when the storage device is in an idle state, the programmable eviction ratio is to be retrieved from a data structure dedicated to the idle state.
0 Assignments
0 Petitions
Accused Products
Abstract
Systems, apparatuses and methods may provide for technology to determine a programmable eviction ratio associated with a storage device and convert a portion of a single-level cell region in the storage device into a multi-level cell region in accordance with the programmable eviction ratio. In one example, the amount of the portion converted into the multi-level cell region varies gradually as a function of percent capacity filled in the storage device.
-
Citations
18 Claims
-
1. A semiconductor apparatus comprising:
-
one or more substrates; and logic coupled to the one or more substrates, wherein the logic is implemented at least partly in one or more of configurable logic or fixed-functionality hardware logic, the logic coupled to the one or more substrates to; determine a programmable eviction ratio associated with a storage device, convert a portion of a single-level cell region in the storage device into a multi-level cell region in accordance with the programmable eviction ratio, wherein when the storage device is in a runtime state, the programmable eviction ratio is to be retrieved from a data structure dedicated to the runtime state, and wherein when the storage device is in an idle state, the programmable eviction ratio is to be retrieved from a data structure dedicated to the idle state. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A storage device comprising:
-
a power supply to provide power to the storage device; a memory array including a single-level cell region and a multi-level cell region; a memory controller including logic to; determine a programmable eviction ratio associated with the storage device, and convert a portion of the single-level cell region into the multi-level cell region in accordance with the programmable eviction ratio, wherein when the storage device is in a runtime state, the programmable eviction ratio is to be retrieved from a data structure dedicated to the runtime state, and wherein when the storage device is in an idle state, the programmable eviction ratio is to be retrieved from a data structure dedicated to the idle state. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. A method comprising:
-
determining a programmable eviction ratio associated with a storage device; and converting a portion of a single-level cell region in the storage device into a multi-level cell region in the storage device in accordance with the programmable eviction ratio, wherein when the storage device is in a runtime state, the programmable eviction ratio is retrieved from a data structure dedicated to the runtime state, and wherein when the storage device is in an idle state, the programmable eviction ratio is retrieved from a data structure dedicated to the idle state. - View Dependent Claims (14, 15, 16, 17, 18)
-
Specification