Gate spacer and inner spacer formation for nanosheet transistors having relatively small space between gates
First Claim
1. A nanosheet field effect transistor (FET) device comprising:
- a gate spacer; and
an inner spacer;
wherein the gate spacer comprises an upper segment and a lower segment;
wherein the inner spacer has a first selectivity to etch compositions used in predetermined fabrication operations for forming the lower segment and the inner spacer;
wherein the lower segment has the first selectivity to the etch compositions used in the predetermined fabrication operations for forming the lower segment and the inner spacer;
wherein the upper segment has a second selectivity to etch compositions used in the predetermined fabrication operations for forming the lower segment and the inner spacer; and
wherein the first etch selectivity is greater than the second etch selectivity such that the upper segment functions as a first mask in the predetermined fabrication operations for forming the lower segment.
1 Assignment
0 Petitions
Accused Products
Abstract
Embodiments of the invention are directed to a nano sheet field effect transistor (FET) device that includes a gate spacer and an inner spacer. The gate spacer includes an upper segment and a lower segment. The inner spacer has a first selectivity to etch compositions used in predetermined fabrication operations for forming the inner spacer. The lower segment has the first selectivity to etch compositions used in predetermined fabrication operations for forming the inner spacer. The upper segment has a second selectivity to etch compositions used in predetermined fabrication operations for forming the inner spacer. The first etch selectivity is greater than the second etch selectivity.
-
Citations
20 Claims
-
1. A nanosheet field effect transistor (FET) device comprising:
-
a gate spacer; and an inner spacer; wherein the gate spacer comprises an upper segment and a lower segment; wherein the inner spacer has a first selectivity to etch compositions used in predetermined fabrication operations for forming the lower segment and the inner spacer; wherein the lower segment has the first selectivity to the etch compositions used in the predetermined fabrication operations for forming the lower segment and the inner spacer; wherein the upper segment has a second selectivity to etch compositions used in the predetermined fabrication operations for forming the lower segment and the inner spacer; and wherein the first etch selectivity is greater than the second etch selectivity such that the upper segment functions as a first mask in the predetermined fabrication operations for forming the lower segment. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A nanosheet field effect transistor (FET) device comprising:
-
gate spacers; and inner spacers; wherein each of the gate spacers comprises an upper segment and a lower segment; wherein the inner spacers have a first selectivity to etch compositions used in predetermined fabrication operations for forming the lower segment and the inner spacers; wherein the lower segments have the first selectivity to the etch compositions used in the predetermined fabrication operations for forming the lower segment and the inner spacers; wherein the upper segments have a second selectivity to the etch compositions used in the predetermined fabrication operations for forming the lower segment and the inner spacers; and wherein the first etch selectivity is greater than the second etch selectivity such that the upper segment functions as a first mask in the predetermined fabrication operations for forming the lower segment. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification