System and method for port-to-port communications using direct memory access
First Claim
Patent Images
1. A system that facilitates chip-to-chip transport of header descriptors and payloads, comprising:
- a source chip;
a destination chip;
a set of queues describing buffer memory locations for staging the header descriptors and the payloads to be transferred from the source chip to the destination chip, wherein the set of queues are directly accessible to the source chip and to the destination chip; and
a host device coupled to the source chip and the destination chip and that executes a setup routine to establish the set of queues in a non-host device memory prior to transfer of the header descriptors and the payloads from the source chip to the destination chip, wherein the transfer of the header descriptors and the payloads from the source chip to the destination chip flows through the set of queues in the non-host device memory and bypasses a central processing unit (CPU) of the host device after the set of queues have been established by the host device.
3 Assignments
0 Petitions
Accused Products
Abstract
A system, method, and adaptor that facilitate data transmission are described. One example of the disclosed system facilitates the chip-to-chip transport of header descriptors and payloads. The system may include a source chip, a destination chip, and a set of queues describing buffer memory locations for staging header descriptors and payloads to be transferred from the source chip to the destination chip, where the set of queues are directly accessible to the source chip and to the destination chip.
-
Citations
20 Claims
-
1. A system that facilitates chip-to-chip transport of header descriptors and payloads, comprising:
-
a source chip; a destination chip; a set of queues describing buffer memory locations for staging the header descriptors and the payloads to be transferred from the source chip to the destination chip, wherein the set of queues are directly accessible to the source chip and to the destination chip; and a host device coupled to the source chip and the destination chip and that executes a setup routine to establish the set of queues in a non-host device memory prior to transfer of the header descriptors and the payloads from the source chip to the destination chip, wherein the transfer of the header descriptors and the payloads from the source chip to the destination chip flows through the set of queues in the non-host device memory and bypasses a central processing unit (CPU) of the host device after the set of queues have been established by the host device. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A method of enabling chip-to-chip transport of header descriptors and payloads, the method comprising:
-
establishing, by a host device prior to transfer of the header descriptors and the payloads from a source chip to a destination chip, a set of queues that describe buffer memory locations in a non-host device memory for staging the header descriptors and the payloads to be transferred from the source chip to the destination chip; writing, by the source chip after the set of queues is established, the header descriptors and the payloads directly into the buffer memory locations described by the set of queues while bypassing a central processing unit (CPU) of the host device; and reading, by the destination chip, header descriptors and the payloads directly from the buffer memory locations described by the set of queues while bypassing the CPU of the host device. - View Dependent Claims (13, 14, 15, 16)
-
-
17. An adaptor, comprising:
-
a data source; a data destination; buffer memory; and a set of queues describing buffer memory locations in the buffer memory, wherein the buffer memory provides a location for staging header descriptors and payloads to be transferred from the data source to the data destination, wherein the set of queues are setup by a host device prior to transfer of the header descriptors and the payloads from the data source to the data destination in order to enable direct transfer of the header descriptors and the payloads between the data source and the data destination while bypassing a central processing unit (CPU) of the host device, and wherein the buffer memory is a non-host device buffer memory. - View Dependent Claims (18, 19, 20)
-
Specification