Synchronized parallel tile computation for large area lithography simulation
First Claim
1. A method for lithography simulation, the method comprising:
- receiving a simulation box of an IC design layout by a first worker machine, the simulation box including a first transition region, the first transition region covering a pixel, the pixel also being covered by one or more second transition regions processed by one or more second worker machines;
computing a first pixel value of the pixel to simulate a first stage of a lithography process;
receiving one or more second pixel values that have been computed for the pixel by the one or more second worker machines interacting with the first worker machine; and
computing an updated pixel value of the pixel to simulate a second stage of the lithography process based on a weighted combination of the first pixel value and the one or more second pixel values.
1 Assignment
0 Petitions
Accused Products
Abstract
Examples of synchronized parallel tile computation techniques for large area lithography simulation are disclosed herein for solving tile boundary issues. An exemplary method for integrated circuit (IC) fabrication comprises receiving an IC design layout, partitioning the IC design layout into a plurality of tiles, performing a simulated imaging process on the plurality of tiles, generating a modified IC design layout by combining final synchronized image values from the plurality of tiles, and providing the modified IC design layout for fabricating a mask. Performing the simulated imaging process comprises executing a plurality of imaging steps on each of the plurality of tiles. Executing each of the plurality of imaging steps comprises synchronizing image values from the plurality of tiles via data exchange between neighboring tiles.
-
Citations
20 Claims
-
1. A method for lithography simulation, the method comprising:
-
receiving a simulation box of an IC design layout by a first worker machine, the simulation box including a first transition region, the first transition region covering a pixel, the pixel also being covered by one or more second transition regions processed by one or more second worker machines; computing a first pixel value of the pixel to simulate a first stage of a lithography process; receiving one or more second pixel values that have been computed for the pixel by the one or more second worker machines interacting with the first worker machine; and computing an updated pixel value of the pixel to simulate a second stage of the lithography process based on a weighted combination of the first pixel value and the one or more second pixel values. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method, comprising:
-
receiving an Integrated Circuit (IC) design layout; partitioning the IC design layout into a first tile and a second tile, the second tile overlapping with the first tile at a transition region; computing a first image value of a pixel of the transition region, by a first worker machine, to simulate a first stage of a lithography process; computing a second image value of the pixel of the transition region, by a second worker machine, to simulate the first stage of the lithography process; computing an updated image value of the pixel, by the first worker machine, starting from a weighted average of the first image value of the pixel and the second image value of the pixel, to simulate a second stage of the lithography process; generating a modified IC design layout based in part on the updated image value of the pixel; and fabricating a mask based on the modified IC design layout. - View Dependent Claims (12, 13, 14, 15)
-
-
16. A method, comprising:
-
receiving an Integrated Circuit (IC) design layout; partitioning the IC design layout, by a manager machine, into a plurality of tiles, a first tile and a second tile of the plurality of tiles overlapping with each other to form a transition region; simulating a first imaging stage of a lithography process, the simulating includes; generating a first pixel value of a pixel in the transition region at a first worker machine; and generating a second pixel value of the pixel at a second worker machine; simulating a second imaging stage of the lithography process, the simulating includes; computing, by the first worker machine, a weighted combination of the first pixel value and the second pixel value; generating, by the first worker machine, an updated pixel value from the weighted combination of the first pixel value and the second pixel value; generating a modified IC design layout based on the simulated second imaging stage; and fabricating a mask based on the modified IC design layout. - View Dependent Claims (17, 18, 19, 20)
-
Specification