×

Low latency matrix multiply unit

  • US 10,698,974 B2
  • Filed: 05/17/2018
  • Issued: 06/30/2020
  • Est. Priority Date: 05/17/2017
  • Status: Active Grant
First Claim
Patent Images

1. A matrix multiply unit configured to perform neural network computations of a neural network, the matrix multiply unit implemented as a systolic array of cells, the systolic array of cells arranged in a two-dimensional format, each cell of the array of cells comprising:

  • a weight matrix register configured to receive one of a first weight input of the neural network from a transposed weight shift register and a second weight input of the neural network from a non-transposed weight shift register;

    the transposed weight shift register configured to receive the first weight input from a first direction of the two-dimensional format to be stored in the weight matrix register;

    the non-transposed weight shift register configured to receive the second weight input from a second direction of the two-dimensional format to be stored in the weight matrix register, the second direction being perpendicular to the first direction; and

    a multiply unit that is coupled to the weight matrix register and configured to multiply the received weight input with a vector data input of the neural network to obtain a multiplication result.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×