Parallel processor and image processing apparatus
First Claim
Patent Images
1. A parallel processor comprising:
- a global processor interpreting a program and controlling the entirety of the processor; and
a processor-element block comprising a plurality of processor elements each comprising a register file and an operation array for processing a plurality of sets of data, wherein said global processor outputs a control signal to said plurality of processor elements, and, thereby, sets processor-element numbers corresponding to said plurality of processor elements as input values of the operation arrays, respectively.
1 Assignment
0 Petitions
Accused Products
Abstract
A global processor interprets a program and control entirety. A processor-element block includes a plurality of processor elements each comprising a register file and an operation array for processing a plurality of sets of data, wherein the global processor outputs a control signal to the plurality of processor elements, and, thereby, sets processor-element numbers corresponding to the plurality of processor elements as input values of the operation arrays, respectively.
-
Citations
22 Claims
-
1. A parallel processor comprising:
-
a global processor interpreting a program and controlling the entirety of the processor; and
a processor-element block comprising a plurality of processor elements each comprising a register file and an operation array for processing a plurality of sets of data, wherein said global processor outputs a control signal to said plurality of processor elements, and, thereby, sets processor-element numbers corresponding to said plurality of processor elements as input values of the operation arrays, respectively. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A parallel processor comprising:
-
a global processor interpreting a program and controlling the entirety of said processor; and
a processor-element block comprising a plurality of processor elements each processing data, wherein;
each processor element comprises an operation part, a register file comprising a plurality registers and an operation-result flag; and
data from a table memroy is stored in at least one register of each of a plurality of processor elements having the same contents of the operation-result flag, simultaneously. - View Dependent Claims (13, 14, 15, 16, 17, 18)
-
-
19. An image processing apparatus, comprising:
-
an input FIFO and an output FIFO; and
a parallel processor comprising a plurality of processor elements which form an array configuration, wherein;
image data is input to said processor via said input FIFO;
said processor processes the image data in parallel; and
data having undergone operation processing performed by said processor is output via said output FIFO, wherein;
each processor element of said processor comprises an operation part, a register file comprising a plurality of registers, and an operation-result flag;
data after conversion for non-linear processing from a table memroy is stored in at least one register of each of a plurality of processor elements having the same contents of the operation-result flag, simultaneously; and
the image data having undertone the non-linear processing is output externally. - View Dependent Claims (20, 21)
-
-
22. The image processing apparatus as claimed in clam 21, wherein the data after conversion comprises data after conversion corresponding to successive 2n sets of data to be converted, and are written to 2n registers from 2n table data buses simultaneously, where n denotes an integer.
Specification