Method and circuitry for supplying clock to internal circuit

• US 20010040472A1
• Filed: 01/25/2001
• Published: 11/15/2001
• Est. Priority Date: 05/01/2000
• Status: Active Grant

• Current Assignee: Mitsubishi Denki Kabushiki Kaisha (Mitsubishi Electric Corporation)
• Original Assignee: Mitsubishi Denki Kabushiki Kaisha (Mitsubishi Electric Corporation)
• Inventors: Suga, Kenichi, Hongo, Katsunobu
• Granted Patent: US 6,356,128 B2
• Time in Patent Office: Days
• US Class Current: 327/156
• CPC Class Codes: G06F 1/04 Generating or distributing clock signals or signals derived directly therefrom
• CPC Class Codes: H03L 7/0891 the up-down pulses controlling source and sink current generators, e.g. a charge pump
• CPC Class Codes: H03L 7/095 using a lock detector H03L7/087 takes precedence
• CPC Class Codes: H03L 7/18 using a frequency divider or counter in the loop H03L7/20, H03L7/22 take precedence

Abstract

Clock supply circuitry comprises a phase-locked loop or PLL frequency multiplier for generating a frequency-multiplied clock signal having a frequency that is an integral multiple of the frequency of an input clock signal. The clock supply circuitry further includes a PLL output stability detecting circuit. When the clock supply circuitry is made to return from a clock supply stopping state in which the PLL frequency multiplier is stopping the generation of the frequency-multiplied clock signal to a clock supply state in which the PLL frequency multiplier is generating and supplying the frequency-multiplied clock signal to an internal circuit, the PLL output stability detecting circuit determines whether the frequency-multiplied clock signal from the PLL frequency multiplier becomes stable. After the PLL output stability detecting circuit determines that the frequency-multiplied clock signal becomes stable, it supplies the frequency-multiplied clock signal from the PLL frequency multiplier as a system clock signal to the internal circuit.

Claims

1. A method of supplying a system clock signal to an internal circuit, comprising the steps of:

when returning to a clock supply state in which a phase-locked loop or PLL frequency multiplier is generating a frequency-multiplied clock signal from an input clock signal and supplying the frequency-multiplied clock signal to said internal circuit, the frequency-multiplied clock signal having a frequency that is an integral multiple of the frequency of the input clock signal, from a clock supply stopping state in which said PLL frequency multiplier is stopping the generation of the frequency-multiplied clock signal, determining whether the frequency-multiplied clock signal from said PLL frequency multiplier becomes stable; and

supplying the frequency-multiplied clock signal as the system clock signal to said internal circuit after it is determined that the frequency-multiplied clock signal becomes stable.

2. The method according to

claim 1

, wherein said determining step is the step of determining whether signals generated by said PLL frequency multiplier for controlling the frequency of the frequency-multiplied clock signal indicate that the frequency of the frequency-multiplied clock signal becomes stable, and, when the signals indicate that the frequency of the frequency-multiplied clock signal becomes stable, the frequency-multiplied clock signal is supplied as the system clock signal to said internal circuit.

3. Clock supply circuitry for supplying a system clock signal to an internal circuit, said circuitry comprising:

a phase-locked loop or PLL frequency multiplier for generating a frequency-multiplied clock signal having a frequency that is an integral multiple of the frequency of an input clock signal; and

a PLL output stability detecting circuit for determining whether the frequency-multiplied clock signal from said PLL frequency multiplier becomes stable when said clock supply circuitry is made to return from a clock supply stopping state in which said PLL frequency multiplier is stopping the generation of the frequency-multiplied clock signal to a clock supply state in which said PLL frequency multiplier is generating and supplying the frequency-multiplied clock signal to said internal circuit, and for supplying the frequency-multiplied clock signal from said PLL frequency multiplier as the system clock signal to said internal circuit after said PLL output stability detecting circuit determines that the frequency-multiplied clock signal becomes stable.

4. The circuitry according to

claim 3

, wherein said PLL output stability detecting circuit includes a switch disposed between an output terminal of said PLL frequency multiplier and said internal circuit, said switch being placed to ON position when said PLL output stability detecting circuit supplies the frequency-multiplied clock signal as the system clock signal to said internal circuit, and a control means for placing said switch to the ON position when signals generated by said PLL frequency multiplier for controlling the frequency of the frequency-multiplied clock signal indicate that the frequency of the frequency-multiplied clock signal becomes stable when returning said clock supply circuitry from the clock supply stopping state to the clock supply state.

5. The circuitry according to

claim 4

, wherein said PLL frequency multiplier includes:

a phase comparator for comparing a phase of the input clock signal with that of a frequency-divided clock signal, and for furnishing an XINFAST signal including a pulse having a duration corresponding to a phase difference between the phases of the input clock signal and the frequency-divided clock signal and a PLLFAST signal fixed at a certain level opposite to the level of the pulse of the XINFAST signal when the phase of the input clock signal leads that of the frequency-divided clock signal, for furnishing a PLLFAST signal including a pulse having a duration corresponding to a phase difference between the phases of the input clock signal and the frequency-divided clock signal and an XINFAST signal fixed at a certain level opposite to the level of the pulse of the PLLFAST signal when the phase of the input clock signal lags behind that of the frequency-divided clock signal, and for furnishing XINFAST and PLLFAST signals fixed at the certain level when the input clock signal is in phase with the frequency-divided clock signal;

a charge pump for furnishing a pulse at a “

High”

level having a duration corresponding to the pulse of the XINFAST signal when the phase of the input clock signal leads that of the frequency-divided clock signal, and for furnishing a pulse at a “

Low”

level having a duration corresponding to the pulse of the PLLFAST signal when the phase of the input clock signal lags behind that of the frequency-divided clock signal;

a low-pass filter for converting the pulse from said charge pump into a DC voltage;

a voltage-controlled oscillator for generating and furnishing the frequency-multiplied clock signal having a frequency corresponding to the DC voltage; and

a frequency divider for dividing the frequency of the frequency-multiplied clock signal so as to generate the frequency-divided clock signal having a frequency that is an integral submultiple of that of the frequency-multiplied clock signal.

6. The circuitry according to

claim 5

, wherein said control means includes:

a logical circuit for receiving the XINFAST and PLLFAST signals from said PLL frequency multiplier and for generating a control signal asserted when the XINFAST and PLLFAST signals are at different or opposite levels;

a counter, responsive to the control signal from said logical circuit, for reloading a maximum count value thereinto, resetting its output to a “

Low”

level, and starting counting down the input clock signal from the maximum count value, and for furnishing a signal at a “

High”

level when it underflows; and

an SR flip-flop having an S terminal for receiving an output of said counter, an R terminal for receiving a stop instruction signal that becomes a “

High”

level when said clock supply circuitry stops the supply of the system clock signal to said internal circuit, and a Q terminal via which said SR flip-flop furnishes a switching signal for switching said switch between ON and OFF positions.