SEMICONDUCTOR PROCESSING METHODS OF FORMING INTEGRATED CIRCUITRY
First Claim
1. A semiconductor processing method of forming integrated circuitry comprising:
- forming memory circuitry and peripheral circuitry over a substrate, the peripheral circuitry comprising first and second type MOS transistors; and
conducting second type halo implants into the first type MOS transistors in less than all peripheral MOS transistors of the first type.
8 Assignments
0 Petitions
Accused Products
Abstract
Semiconductor processing methods of forming integrated circuitry are described. In one embodiment, memory circuitry and peripheral circuitry are formed over a substrate. The peripheral circuitry comprises first and second type MOS transistors. Second type halo implants are conducted into the first type MOS transistors in less than all of the peripheral MOS transistors of the first type. In another embodiment, a plurality of n-type transistor devices are formed over a substrate and comprise memory array circuitry and peripheral circuitry. At least some of the individual peripheral circuitry n-type transistor devices are partially masked, and a halo implant is conducted for unmasked portions of the partially masked peripheral circuitry n-type transistor devices. In yet another embodiment, at least a portion of only one of the source and drain regions is masked, and at least a portion of the other of the source and drains regions is exposed for at least some of the peripheral circuitry n-type transistor devices. A halo implant is conducted relative to the exposed portions of the source and drain regions. In another embodiment, a common masking step is used and a halo implant is conducted of devices formed over a substrate comprising memory circuitry and peripheral circuitry sufficient to impart to at least three of the devices three different respective threshold voltages.
17 Citations
49 Claims
-
1. A semiconductor processing method of forming integrated circuitry comprising:
-
forming memory circuitry and peripheral circuitry over a substrate, the peripheral circuitry comprising first and second type MOS transistors; and
conducting second type halo implants into the first type MOS transistors in less than all peripheral MOS transistors of the first type. - View Dependent Claims (2, 3, 4)
-
- 5. In a common masking step and in a common implant step, conducting a halo implant of devices formed over a substrate comprising memory circuitry and peripheral circuitry sufficient to impart to at least three of the devices three different respective threshold voltages.
- 16. In a common masking step and in a common implant step, conducting a halo implant of devices formed over a substrate comprising memory circuitry and peripheral circuitry sufficient to impart to at least three of the devices three different respective threshold voltages, at least some of the devices forming memory access devices.
-
18. A semiconductor processing method of forming integrated circuitry comprising:
-
forming a plurality of n-type transistor devices over a substrate, said n-type devices comprising memory array circuitry and peripheral circuitry, individual n-type transistor devices having source regions and drain regions;
partially masking at least some individual memory array devices and peripheral circuitry n-type transistor devices; and
with said at least some of the memory array and peripheral circuitry n-type transistor devices being partially masked, conducting a halo implant for unmasked portions of said at least some peripheral circuitry n-type transistor devices. - View Dependent Claims (19, 20, 21, 22, 23, 24, 25, 26, 27)
-
-
28. A semiconductor processing method of forming integrated circuitry comprising:
-
forming a plurality of n-type transistor devices over a substrate comprising memory array circuitry and peripheral circuitry, individual n-type transistor devices having source regions and drain regions;
masking at least a portion of one of the source and drain regions for at least some of the peripheral circuitry n-type transistor devices, and exposing at least a portion of the other of the source and drain regions for said at least some peripheral circuitry n-type transistor devices; and
conducting a halo implant of the exposed portions of the other of the source and drain regions. - View Dependent Claims (29, 30, 31, 32, 33, 34, 35, 36)
-
-
37. A semiconductor processing method of forming integrated circuitry comprising:
-
forming a plurality of NMOS field effect transistor devices over a substrate comprising memory array circuitry and peripheral circuitry, individual NMOS transistor devices having source regions and drain regions;
forming a mask over the substrate, the mask (a) exposing source and drain regions of first NMOS transistor devices, (b) covering source and drain regions of second NMOS transistor devices, and (c) partially exposing only a portion of third NMOS transistor devices; and
with the mask in place, conducting a halo implant. - View Dependent Claims (38, 39, 40)
-
- 41. A method of improving DRAM storage cell retention time comprising conducting, in a common masking step and in a common implant step, a halo implant of devices formed over a substrate comprising memory circuitry and peripheral circuitry sufficient to impart to each device one of two or more different respective threshold voltages, at least some of the devices forming memory access devices, wherein the at least some of the devices forming memory access devices receive halo implants on a bit line contact side of the devices.
- 46. A method of improving DRAM storage cell retention time comprising forming memory access devices having different implants and hence different junction structures on a bitline contact side and a storage node side respectively.
Specification