Composition for wiring, a wiring using the composition, manufacturing method thereof, a display using the wiring and a manufacturing method thereof
First Claim
1. A wiring for a display comprising a conductive layer having a dual-layered structure and tapered edges at an angle of 20˜
- 70 under the same etching condition.
2 Assignments
0 Petitions
Accused Products
Abstract
The Mo or MoW composition layer has a low resistivity of less than 15 μΩcm and is etched to have a smooth taper angle using an Al alloy enchant or a Cr enchant, and the Mo or MoW layer is used for a wiring of a display or a semiconductor display along with an Al layer or a Cr layer. Since the Mo or MoW layer can be deposited so as to give low stress to the substrate by adjusting the deposition pressure, a single MoW layer can be used as a wiring by itself. When contact holes are formed in the passivation layer or the gate insulating layer, a lateral etch is reduced by using polymer layer, an etch gas system using CF4+O2 can prevent the etch of the Mo or MoW alloy layer, and an etch gas of SF6+HCl (+He) or SF6+Cl2 (+He) can form the edge profile of contact holes to be smoothed. Also, when an amorphous silicon layer formed under the Mo or MoW layer is etched using the Mo or MoW layer as a mask, using an etch gas system that employs a gas such as hydrogen halide and at least one gas selected from CF4, CHF3, CHClF2, CH3F, and C2F6, yields good TFT characteristics, and H2 plasma treatment can further improve the TFT characteristics.
24 Citations
42 Claims
-
1. A wiring for a display comprising a conductive layer having a dual-layered structure and tapered edges at an angle of 20˜
- 70 under the same etching condition.
- View Dependent Claims (2, 3, 4)
-
5. A manufacturing method of a wiring for a display comprising the steps of:
-
depositing a lower conductive layer on a substrate;
depositing an upper conductive layer having an etch rate larger than the etch rate of the lower conductive layer by 70-100 sec under a first etching condition on the lower conductive layer; and
etching simultaneously the upper conductive layer and the lower conductive layer under the first etching condition. - View Dependent Claims (6, 7, 8)
-
- 9. A wiring for a display comprising a conductive layer having a single-layered structure and made of molybdenum or molybdenum-tungsten alloy.
-
12. A manufacturing method of a TFT substrate for a display comprising the steps of:
-
depositing a MoW alloy layer including tungsten of 0.01 atm % to 20 atm %, the rest of molybdenum and inevitable impurity on a substrate;
forming a gate line, a gate electrode connected to the gate line, and a gate pad connected to the gate line by patterning the MoW alloy layer using an etchant;
depositing a gate insulating layer;
forming an un-doped amorphous silicon layer and a doped amorphous silicon layer;
forming a data pattern including a data line, a source and a drain electrode, and a data pad connected to the data line;
etching the doped amorphous silicon layer using the data pattern as an etch mask;
depositing a passivation layer;
patterning the passivation layer along with the gate insulating layer to expose portions of the gate pad, the data pad and the drain electrode;
depositing a transparent conductive layer; and
etching the transparent conductive layer to form a gate conductive layer connected to the gate pad and a pixel electrode connected to the drain electrode. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25)
-
-
26. A manufacturing method of a TFT substrate for display comprises steps:
-
depositing a MoW alloy layer including tungsten of 0.01 atm % to 20 atm %, the rest of molybdenum and inevitable impurity on a substrate;
forming a gate line, a gate electrode connected to the gate line, and a gate pad connected to the gate line by patterning the MoW alloy layer using an etchant and using a first mask;
depositing a gate insulating layer, an undoped amorphous silicon layer, a doped amorphous silicon layer, and a metal layer in sequence on the substrate;
etching sequentially the metal layer, the doped amorphous silicon layer and the undoped amorphous silicon layer using a second mask;
forming a pixel electrode having opening on the metal layer using a third mask;
forming a data line, a source and a drain electrode, and a contact layer by etching the metal layer and the doped amorphous silicon layer using the pixel electrode as a mask;
depositing a passivation layer; and
etching the passivation along with the gate insulating layer on the gate pad using a fourth mask. - View Dependent Claims (27, 28, 29, 30, 31, 32, 33)
-
-
34. A thin film transistor substrate for a display comprising:
-
a transparent insulating substrate;
a gate pattern including a gate line, a gate electrode and a gate pad formed on the transparent substrate and made of a MoW alloy layer including tungsten of 0.01 atm % to 20 atm %, the rest of molybdenum and inevitable impurity;
a gate insulating layer covering the gate pattern;
an amorphous silicon layer on the gate insulating layer;
a data pattern including a data line, a data pad and a source and a drain electrode formed on the amorphous silicon layer;
a pixel electrode connected to the drain electrode. - View Dependent Claims (35, 36, 37, 38, 39, 40)
-
-
41. A gas for dry etch of an amorphous silicon layer comprising a hydrogen halide and at least one selected from the group consisting of CF4, CHF3, CHClF2, CH3F and C2F6.
-
42. A manufacturing method of display comprising steps:
-
forming a doped amorphous silicon layer on a substrate;
forming a first and a second electrode made of Mo or MoW alloy;
dry etching the doped amorphous silicon layer by using a gas consisting of a hydrogen halide and at least one selected from the group consisting of CF4, CHF3, CHClF2, CH3F and C2F6 and using the first and the second electrode as an etch mask.
-
Specification