Parallel concatenated trellis-coded modulation with asymmetric signal mapping
First Claim
Patent Images
1. A communication transmission apparatus, comprising:
- a first input for receiving coded bits;
a second input for receiving an interleaved version of said coded bits;
a first mapper coupled to said first input for applying a first coded bits-to-signal mapping to said coded bits to produce a first output signal;
a second mapper coupled to said second input for applying a second coded bits-to-signal mapping to the interleaved version of said coded bits to produce a second output signal, wherein said second coded bits-to-signal mapping differs from said first coded bits-to-signal mapping; and
a communication channel interface coupled to said mappers for interfacing said output signals to a communication channel.
1 Assignment
0 Petitions
Accused Products
Abstract
Parallel concatenated trellis-coding modulation is accomplished by producing coded bits (21) from uncoded bits and also producing an interleaved version (22) of the coded bits from the uncoded bits. A first coded bits-to-signal mapping (mapping 1) is applied to the coded bits to produce a first output signal (S11), and a second coded bits-to-signal mapping (mapping 2) is applied to the interleaved version of the coded bits to produce a second output signal (S22), wherein the second coded bits-to-signal mapping differs from the first coded bits-to-signal mapping.
-
Citations
37 Claims
-
1. A communication transmission apparatus, comprising:
-
a first input for receiving coded bits;
a second input for receiving an interleaved version of said coded bits;
a first mapper coupled to said first input for applying a first coded bits-to-signal mapping to said coded bits to produce a first output signal;
a second mapper coupled to said second input for applying a second coded bits-to-signal mapping to the interleaved version of said coded bits to produce a second output signal, wherein said second coded bits-to-signal mapping differs from said first coded bits-to-signal mapping; and
a communication channel interface coupled to said mappers for interfacing said output signals to a communication channel. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, 26, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37)
-
-
16. A parallel concatenated trellis-coded modulation apparatus, comprising:
-
an input for receiving uncoded bits from a communication application;
a first coder coupled to said input for producing coded bits from said uncoded bits;
an interleaver coupled to said input for producing from said uncoded bits an interleaved version of said uncoded bits;
a second coder coupled to said interleaver for producing an interleaved version of said coded bits from the interleaved version of said uncoded bits;
a first mapper coupled to said first coder for applying a first coded bits-to-signal mapping to said coded bits to produce a first output signal; and
a second mapper coupled to said second coder for applying a second coded bits-to-signal mapping to the interleaved version of said coded bits to produce a second output signal, wherein said second coded bits-to-signal mapping differs from said first coded bits-to-signal mapping.
-
-
25. A communication transmission method, comprising:
-
receiving coded bits and an interleaved version of said coded bits;
applying a first coded bits-to-signal mapping to said coded bits to produce a first output signal;
applying a second coded bits-to-signal mapping to the interleaved version of said coded bits to produce a second output signal, wherein said second coded bits-to-signal mapping differs from said first coded bits-to-signal mapping; and
interfacing said output signals to a communication channel.
-
-
34. A method of performing parallel concatenated trellis-coded modulation, comprising:
-
receiving uncoded bits from a communication application;
encoding said uncoded bits to produce coded bits;
interleaving said uncoded bits to produce an interleaved version of said uncoded bits;
encoding the interleaved version of said uncoded bits to produce an interleaved version of said coded bits;
applying a first coded bits-to-signal mapping to said coded bits to produce a first output signal; and
applying a second coded bits-to-signal mapping to the interleaved version of said coded bits to produce a second output signal, wherein said second coded bits-to-signal mapping differs from said first coded bits-to-signal mapping.
-
Specification