Ultra wide bandwidth noise cancellation mechanism and method
First Claim
1. A self-noise cancellation mechanism for reducing performance degradation as a result of self-generated noise, comprising:
- a pulse-forming network for producing an internally-generated UWB bi-phase signal having a first arranged pattern;
a mixer for combining the UWB bi-phase signals with an incoming RF UWB signal having a second set pattern; and
an integrator for accumulating an output of the mixer, wherein the first arranged pattern comprises a first set of bi-phase wavelets and an adjacent second set of bi-phase wavelets, wherein the second arranged pattern comprises a third set of bi-phase wavelets and an adjacent fourth set of bi-phase wavelets, wherein the first set of bi-phase wavelets and the third set of bi-phase wavelets are the same in wave shape and polarity, and wherein the second set of bi-phase wavelets and the fourth set of bi-phase wavelets are the same in wave shape, but are inverted in polarity.
24 Assignments
0 Petitions
Accused Products
Abstract
A mechanism and method are provided for self-canceling noise generated in a UWB receiver and for providing multi-mode operation for the receiver. Noise is canceled by generating a first set of wavelets in a same phase as an incoming signal, and a second set of wavelets with an opposite phase as the incoming signal. The received signal and the generated wavelets are mixed and the result integrated such that the integrated output tends to zero. The multiple modes of operation allow the receiver to process multiple types of waveforms. The modes may be chosen by a user-selected switch, a waveform-detection based switch, or the like.
-
Citations
25 Claims
-
1. A self-noise cancellation mechanism for reducing performance degradation as a result of self-generated noise, comprising:
-
a pulse-forming network for producing an internally-generated UWB bi-phase signal having a first arranged pattern;
a mixer for combining the UWB bi-phase signals with an incoming RF UWB signal having a second set pattern; and
an integrator for accumulating an output of the mixer, wherein the first arranged pattern comprises a first set of bi-phase wavelets and an adjacent second set of bi-phase wavelets, wherein the second arranged pattern comprises a third set of bi-phase wavelets and an adjacent fourth set of bi-phase wavelets, wherein the first set of bi-phase wavelets and the third set of bi-phase wavelets are the same in wave shape and polarity, and wherein the second set of bi-phase wavelets and the fourth set of bi-phase wavelets are the same in wave shape, but are inverted in polarity. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A self-noise cancellation mechanism in a radio receiver, comprising:
-
means for producing an internally-generated UWB bi-phase signal having a first arranged pattern;
means for receiving an incoming RF signal having a second arranged pattern;
means for combining the internally-generated UWB bi-phase signal and the incoming RF signal to produce an output; and
means for integrating the output of the combining means over a length of time that corresponds with the first and second arranged patterns such that an integration output approaches zero when the incoming RF signal is aligned in phase with the internally-generated UWB bi-phase signal.
-
-
10. A mode selection mechanism, comprising:
-
a clock signal generator for generating a base clock signal at a base clock frequency;
a first divide circuit for dividing the base clock signal by a first integer value M to generate a first clock signal having a first clock frequency equal to the base clock frequency divided by M;
a second divide circuit for dividing the base clock signal by a second integer value N to generate a second clock signal having a second clock frequency equal to the base clock frequency divided by N; and
a switch for selecting the first clock signal when a first receive mode of operation is selected, and for selecting the second clock signal when a second receive mode of operation is selected. - View Dependent Claims (11, 12, 13, 15, 16, 17, 19)
-
-
14. A mode selection mechanism in a multi-mode radio receiver, comprising:
-
a mode selector for selecting a receive mode of operation for a received signal;
an agile clock for providing a base clock signal at a base clock frequency;
a frequency divider means for dividing the frequency of the base clock frequency by an integer corresponding to the selected receive mode to generate a divided clock signal having a divided clock frequency; and
a signal processor for processing the received signal with the divided clock signal.
-
-
18. A mode selection mechanism in a multi-mode radio receiver, comprising:
-
means for selecting a receive mode of operation;
means for providing a base clock signal at a base clock frequency;
means for dividing the frequency of the base clock frequency by an integer corresponding to the selected receive mode to generate a divided clock signal having a divided clock frequency; and
means for processing a received signal with the divided clock signal.
-
-
20. A multi-mode radio receiver, comprising:
-
a mode selection mechanism including an agile clock for producing a base clock signal at a base clock frequency, a first divide circuit for dividing the base clock signal by a first integer to generate a first divided clock signal at a first divided clock frequency, a second divide circuit for dividing the base clock signal by a second integer to generate a second divided clock signal at a second divided clock frequency, and a switch for providing a selected clock signal, the selected clock signal being the first divided clock signal when a first receive mode of operation is selected, and the second divided clock signal when a second receive mode of operation is selected; and
a UWB self-noise cancellation mechanism including a pulse forming network for producing a series of UWB bi-phase signals based on the selected clock signal, a mixer for combining the series of UWB bi-phase signals with an incoming RF signal, and an integrator configured to accumulate an output of the mixer. - View Dependent Claims (21, 22, 24, 25)
-
-
23. A method of operating a multi-mode radio receiver, comprising:
-
generating a base clock signal at a base clock frequency;
dividing the base clock signal by a first integer to generate a first divided clock signal at a first divided clock frequency if a first receive mode is determined; and
dividing the base clock signal by a second integer to generate a second divided clock signal at a second divided clock frequency if a second receive mode is determined.
-
Specification