Wireless communication system using block filtering and fast equalization-demodulation and method of operation
First Claim
1. For use in a base station (BS) of a fixed wireless network capable of communicating with a plurality of subscriber transceivers via time division duplex (TDD) channels, a BS transceiver comprising:
- a receiver front-end capable of receiving data burst transmissions from said plurality of subscriber transceivers in an uplink portion of a TDD channel, wherein said receiver front-end demodulates said received data burst transmissions into a digital baseband signal in-phase (I) signal and a digital baseband quadrature (Q) signal;
a first frequency domain feedforward equalization filter capable of receiving said I signal and performing a Fast Fourier Transform on a block of N symbols in said I signal to produce a first symbol estimate sequence;
a second frequency domain feedforward equalization filter capable of receiving said Q signal and performing a Fast Fourier Transform on a block of N symbols in said Q signal to produce a second symbol estimate sequence;
an adder capable of receiving said first signal estimate sequence on a first input and said second signal estimate sequence on a second input and producing a combined symbol estimate sequence;
a slicer capable of receiving and quantizing said combined symbol estimate sequence to produce a sequence of decided symbols; and
a time domain feedback filter capable of receiving said sequence of decided symbols and generating a symbol correction sequence that is applied to a third input of said adder.
5 Assignments
0 Petitions
Accused Products
Abstract
There is disclosed a transceiver for use in a base station (BS) of a fixed wireless network that communicates with a plurality of subscriber transceivers via time division duplex (TDD) channels. The BS transceiver comprises: 1) a receiver front-end for receiving data burst transmissions from the plurality of subscriber transceivers in an uplink portion of a TDD channel, wherein the receiver front-end demodulates the received data burst transmissions into a digital baseband signal in-phase (I) signal and a digital baseband quadrature (Q) signal; 2) a first frequency domain feedforward equalization filter for receiving the I signal and performing a Fast Fourier Transform on a block of N symbols in the I signal to produce a first symbol estimate sequence; 3) a second frequency domain feedforward equalization filter for receiving the Q signal and performing a Fast Fourier Transform on a block of N symbols in the Q signal to produce a second symbol estimate sequence; 4) an adder for receiving the first signal estimate sequence on a first input and the second signal estimate sequence on a second input and producing a combined symbol estimate sequence; 5) a slicer for receiving and quantizing the combined symbol estimate sequence to produce a sequence of decided symbols; and 6) a time domain feedback filter for receiving the sequence of decided symbols and generating a symbol correction sequence that is applied to a third input of the adder.
-
Citations
18 Claims
-
1. For use in a base station (BS) of a fixed wireless network capable of communicating with a plurality of subscriber transceivers via time division duplex (TDD) channels, a BS transceiver comprising:
-
a receiver front-end capable of receiving data burst transmissions from said plurality of subscriber transceivers in an uplink portion of a TDD channel, wherein said receiver front-end demodulates said received data burst transmissions into a digital baseband signal in-phase (I) signal and a digital baseband quadrature (Q) signal;
a first frequency domain feedforward equalization filter capable of receiving said I signal and performing a Fast Fourier Transform on a block of N symbols in said I signal to produce a first symbol estimate sequence;
a second frequency domain feedforward equalization filter capable of receiving said Q signal and performing a Fast Fourier Transform on a block of N symbols in said Q signal to produce a second symbol estimate sequence;
an adder capable of receiving said first signal estimate sequence on a first input and said second signal estimate sequence on a second input and producing a combined symbol estimate sequence;
a slicer capable of receiving and quantizing said combined symbol estimate sequence to produce a sequence of decided symbols; and
a time domain feedback filter capable of receiving said sequence of decided symbols and generating a symbol correction sequence that is applied to a third input of said adder. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A fixed wireless network comprising:
a plurality of base stations capable of communicating with a plurality of subscriber transceivers via time division duplex (TDD) channels, each said base station having a base station (BS) transceiver comprising;
a receiver front-end capable of receiving data burst transmissions from said plurality of subscriber transceivers in an uplink portion of a TDD channel, wherein said receiver front-end demodulates said received data burst transmissions into a digital baseband signal in-phase (I) signal and a digital baseband quadrature (Q) signal;
a first frequency domain feedforward equalization filter capable of receiving said I signal and performing a Fast Fourier Transform on a block of N symbols in said I signal to produce a first symbol estimate sequence;
a second frequency domain feedforward equalization filter capable of receiving said Q signal and performing a Fast Fourier Transform on a block of N symbols in said Q signal to produce a second symbol estimate sequence;
an adder capable of receiving said first signal estimate sequence on a first input and said second signal estimate sequence on a second input and producing a combined symbol estimate sequence;
a slicer capable of receiving and quantizing said combined symbol estimate sequence to produce a sequence of decided symbols; and
a time domain feedback filter capable of receiving said sequence of decided symbols and generating a symbol correction sequence that is applied to a third input of said adder. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
Specification