Multiprocessor apparatus
First Claim
Patent Images
1. A multiprocessor apparatus comprising:
- a high speed processor operating at a high speed;
a low speed processor operating at a low speed; and
an activation controller for controlling activation and inactivation of each of said high speed processor and said low speed processor based on application program to be processed.
1 Assignment
0 Petitions
Accused Products
Abstract
A multiprocessor apparatus includes a high speed processor coupled to a high speed bus, a low speed processor coupled to a low speed bus, a bus adapter for coupling between the high speed bus and the low speed bus, an operating system for determining as to at which processor application program is to be executed, and an activation controller for activating clock signal for the processor which executes the application program, based on the determination result of the operating system.
199 Citations
13 Claims
-
1. A multiprocessor apparatus comprising:
-
a high speed processor operating at a high speed;
a low speed processor operating at a low speed; and
an activation controller for controlling activation and inactivation of each of said high speed processor and said low speed processor based on application program to be processed. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
Specification