Field effect transistor fabrication methods, field emission device fabrication methods, and field emission device operational methods
First Claim
1. A field effect transistor comprising:
- a semiconductive layer configured to form a channel region;
a pair of spaced conductively doped semiconductive regions in electrical connection with the channel region of the semiconductive layer;
a gate intermediate the semiconductive regions; and
a gate dielectric layer intermediate the semiconductive layer and the gate, the gate dielectric layer being configured to align the gate with the channel region of the semiconductive layer.
7 Assignments
0 Petitions
Accused Products
Abstract
The present invention includes field effect transistors, field emission apparatuses, thin film transistors, and methods of forming field effect transistors. According to one embodiment, a field effect transistor includes a semiconductive layer configured to form a channel region; a pair of spaced conductively doped semiconductive regions in electrical connection with the channel region of the semiconductive layer; a gate intermediate the semiconductive regions; and a gate dielectric layer intermediate the semiconductive layer and the gate, the gate dielectric layer being configured to align the gate with the channel region of the semiconductive layer. In one aspect, chemical-mechanical polishing self-aligns the gate with the channel region. According to another aspect, a field emission device includes a transistor configured to control the emission of electrons from an emitter.
37 Citations
73 Claims
-
1. A field effect transistor comprising:
-
a semiconductive layer configured to form a channel region;
a pair of spaced conductively doped semiconductive regions in electrical connection with the channel region of the semiconductive layer;
a gate intermediate the semiconductive regions; and
a gate dielectric layer intermediate the semiconductive layer and the gate, the gate dielectric layer being configured to align the gate with the channel region of the semiconductive layer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 26, 27, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40)
-
-
12. A field emission apparatus comprising:
-
a thin film semiconductive layer;
a pair of spaced conductively doped semiconductive regions in electrical connection with the thin film semiconductive layer, at least one semiconductive region comprises a field emitter;
a gate intermediate the semiconductive regions; and
a gate dielectric layer intermediate the thin film semiconductive layer and the gate.
-
-
18. A field effect transistor comprising:
-
source and drain regions having a channel region positioned therebetween;
a gate positioned operatively proximate the channel region, the gate having an upper outermost surface; and
a gate dielectric layer received intermediate the channel region and the gate, the gate dielectric layer having an upper outermost surface substantially elevationally coincident with the gate upper outermost surface.
-
-
25. A thin film transistor comprising:
-
a thin film semiconductive layer;
a pair of spaced conductively doped semiconductive regions in electrical connection with the thin film semiconductive layer;
a self-aligned gate intermediate the semiconductive regions; and
a gate dielectric layer intermediate the thin film semiconductive layer and the gate.
-
-
28. A field emission apparatus comprising:
-
an insulative substrate;
a conductive layer over the insulative substrate;
a thin film semiconductive layer over the insulative substrate and the conductive layer;
a plurality of semiconductive regions formed over and in electrical connection with the thin film semiconductive layer, the semiconductive regions individually including one of a source region and drain region, the drain region being formed as a field emitter and the thin film semiconductive layer comprising a channel region intermediate the source region and the drain region, the source region and drain region individually include an upper outermost surface;
a gate positioned operatively proximate and self-aligned relative to the channel region, the gate being provided about the field emitter and having an upper outermost surface;
a gate dielectric layer intermediate the gate and the thin film semiconductive layer, the gate dielectric layer having an upper outermost surface substantially elevationally coincident with the source region upper outermost surface, drain region upper outermost surface and gate upper outermost surface, the gate dielectric layer further having a uniform thickness to align the gate relative to the channel region; and
a plurality of conductors individually coupled with one of the gate, the drain region and the source region.
-
-
29. A method of forming a field effect transistor comprising:
-
forming a semiconductive layer having a channel region;
forming plural spaced conductively doped semiconductive regions electrically coupled with the semiconductive layer;
forming a gate dielectric layer over the semiconductive layer;
forming a gate over the gate dielectric layer; and
aligning the gate with the channel region using the gate dielectric layer.
-
-
41. A method of forming a field effect transistor comprising:
-
providing a semiconductive layer;
forming plural semiconductive regions electrically coupled with the semiconductive layer;
forming a gate dielectric layer over the semiconductive layer; and
forming a gate of gate material over the gate dielectric layer without the use of a mask over the gate material. - View Dependent Claims (42, 43, 44, 45, 46, 47, 48, 49, 50)
-
-
51. A method of forming a field effect transistor comprising:
-
providing a semiconductive layer having a channel region;
providing plural semiconductive regions electrically coupled with the channel region;
forming a gate dielectric layer over the semiconductive layer; and
forming a gate of gate material comprising;
depositing the gate material over the gate dielectric layer;
removing portions of the gate material without using a mask over the gate during the removing. - View Dependent Claims (52, 53, 54, 55, 56, 57, 58, 59)
-
-
60. A method of forming a thin film transistor comprising:
-
a forming a thin film semiconductive layer having a channel region;
providing plural semiconductive regions electrically coupled with the channel region;
forming a gate dielectric layer over the thin film semiconductive layer;
forming a gate layer over the gate dielectric layer; and
removing portions of the gate dielectric layer and the gate layer providing a gate self-aligned with the channel region. - View Dependent Claims (61, 62, 63, 64, 65)
-
-
66. A method of forming a thin film transistor comprising:
-
forming source and drain regions having a thin film channel region positioned therebetween;
forming a gate layer and a gate dielectric layer over the thin film channel region; and
polishing the gate layer to form an isolated gate intermediate the source and drain regions over the thin film channel region. - View Dependent Claims (67, 68, 69, 70, 71, 72, 73)
-
Specification