INTEGRATED CMOS ACTIVE PIXEL DIGITAL CAMERA
First Claim
1. An image sensor device comprising:
- a silicon substrate having a plurality of CMOS circuit formed thereon;
a pixel array having a plurality of rows and a plurality of columns formed within the substrate;
a timing control logic block formed within the substrate;
a row addressing circuit formed within the substrate and operatively connected to each the pixel array and the timing control circuit, the row addressing circuit having a row bus that provides address lines to each row in the pixel array;
a column addressing circuit formed within the substrate;
a pixel timing circuit formed within the substrate;
a signal processing circuit contained within the substrate; and
an interface circuit coupled to external computational means for provision of commands used by the sensor to generate address and control signals to the sensor device, the interface circuit being operatively coupled the timing control logic, the pixel timing circuit, the row addressing circuit and the column addressing circuit.
2 Assignments
0 Petitions
Accused Products
Abstract
An image sensor device comprising a silicon substrate having a plurality of CMOS circuit formed thereon, including a pixel array having a plurality of rows and a plurality of columns, a row addressing circuit operatively connected to each the pixel array and the timing control circuit, the row addressing circuit having a row bus that provides address lines to each row in the pixel array, a column addressing circuit, a pixel timing circuit, a timing control logic block, a signal processing circuit, and an interface circuit coupled to external computational means for provision of address and control signals to the sensor device, the interface circuit being operatively coupled the timing control logic, the pixel timing circuit, the row addressing circuit and the column addressing circuit.
-
Citations
20 Claims
-
1. An image sensor device comprising:
-
a silicon substrate having a plurality of CMOS circuit formed thereon;
a pixel array having a plurality of rows and a plurality of columns formed within the substrate;
a timing control logic block formed within the substrate;
a row addressing circuit formed within the substrate and operatively connected to each the pixel array and the timing control circuit, the row addressing circuit having a row bus that provides address lines to each row in the pixel array;
a column addressing circuit formed within the substrate;
a pixel timing circuit formed within the substrate;
a signal processing circuit contained within the substrate; and
an interface circuit coupled to external computational means for provision of commands used by the sensor to generate address and control signals to the sensor device, the interface circuit being operatively coupled the timing control logic, the pixel timing circuit, the row addressing circuit and the column addressing circuit. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. An semiconductor image sensing device comprising:
-
an imaging array containing a plurality of pixels formed on a semiconductor substrate;
a timing control block formed on the substrate programmable via a serial communications interface formed on the substrate;
means for generating signal required to address and readout the pixel values formed on the substrate;
means form processing the pixel values to form digital words formed on the substrate; and
means for delivering the digital words to external devices. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification