Tft array substrate, and liquid crystal display device using the same
First Claim
Patent Images
1. A TFT array substrate comprising;
- a plurality of gate lines 2 formed on an insulative substrate 1, each of the gate lines includes a gate electrode, a plurality of source lines 3 crossing the gate lines, each of the source lines includes a source electrode 7, a semiconductor layer 5 formed on the gate electrode with a gate insulating film 4 interposed in between, a thin-film transistor formed by the source electrode 7 and a drain electrode, the source electrode and the drain electrode are connected to the semiconductor layer, and a pixel electrode 8 connected to a drain line 6 extending from the drain electrode 6, characterized in that;
the width of a crossing portion of the semiconductor layer 5 and the width of a crossing portion of the drain line 6a overlapping with the semiconductor layer that cross an edge line of the gate electrode 2 are made smaller than the width of the drain electrode that is equal to a channel width 11 of the thin-film transistor.
3 Assignments
0 Petitions
Accused Products
Abstract
The widths of those portions of a semiconductor layer 5 and a drain line 6a overlapping with it which cross an edge line of a gate electrode 2 are made smaller than the channel width of a thin-film transistor. With this measure, the overlap area of the gate electrode 2 and a drain electrode 6 is reduced. As a result, a variation of the above overlap area due to alignment errors in a photolithography apparatus used in patterning the gate lines 2, the drain electrodes 6, and source electrodes 7 can be reduced and the frequency of occurrence of display defects can be decreased.
-
Citations
7 Claims
-
1. A TFT array substrate comprising;
-
a plurality of gate lines 2 formed on an insulative substrate 1, each of the gate lines includes a gate electrode, a plurality of source lines 3 crossing the gate lines, each of the source lines includes a source electrode 7, a semiconductor layer 5 formed on the gate electrode with a gate insulating film 4 interposed in between, a thin-film transistor formed by the source electrode 7 and a drain electrode, the source electrode and the drain electrode are connected to the semiconductor layer, and a pixel electrode 8 connected to a drain line 6 extending from the drain electrode 6, characterized in that;
the width of a crossing portion of the semiconductor layer 5 and the width of a crossing portion of the drain line 6a overlapping with the semiconductor layer that cross an edge line of the gate electrode 2 are made smaller than the width of the drain electrode that is equal to a channel width 11 of the thin-film transistor. - View Dependent Claims (2, 7)
-
-
3. A TFT array substrate comprising;
-
a plurality of gate lines 2 formed on an insulative substrate 1, each of the gate lines includes a gate electrodes, a plurality of source lines 3 crossing the gate lines, each of the source lines includes a source electrodes 7, a semiconductor layer 5 formed on the gate electrode with a gate insulating film 4 interposed in between, a thin-film transistor formed by the source electrode 7 and a drain electrode 6, the source electrode and the drain electrode are connected to the semiconductor layer, and a pixel electrode having a pixel line 8a connected to the drain electrode 6, characterized in that;
the width of a crossing portion of the semiconductor layer 5 and the width of a crossing portion of the pixel line 8a overlapping with the semiconductor layer that cross an edge line of the gate electrode 2 are made smaller than the width of the drain electrode 6 that is equal to a channel width 11 of the thin-film transistor. - View Dependent Claims (4)
-
-
5. A TFT array substrate comprising;
-
a plurality of gate lines 2 formed on an insulative substrate 1, each of the gate lines includes a gate electrode, a plurality of source lines 3 crossing the gate lines, each of the source lines includes a source electrodes 7, a semiconductor layer 5 formed on the gate electrodes 2 with a gate insulating film 4 interposed in between, a thin-film transistor formed by the source electrode 7 and a drain electrode 6, the source electrode and the drain electrode are connected to the semiconductor layer, and a pixel electrode 8 having a pixel line 8a connected to the drain electrode 6, characterized in that;
the width of a crossing portion of the pixel line 8a that crosses an end line of the gate electrode 2 is made smaller than the width of the drain electrode that is equal to a channel width 11 of the thin-film transistor. - View Dependent Claims (6)
-
Specification