Testing apparatus and testing method for an integrated circuit, and integrated circuit
First Claim
1. A testing apparatus for an integrated circuit comprising:
- a pattern generator built in said integrated circuit to generate test patterns;
a plurality of shift registers configured with sequential circuit elements inside said integrated circuit; and
a pattern modifier for modifying said test patterns generated by said pattern generator according to an external input, and inputting said modified test patterns to said shift registers.
4 Assignments
0 Petitions
Accused Products
Abstract
An apparatus enables a high quality test to be carried out within a short time, without forcing a severe design limitation on the designer and without an expensive tester. The apparatus comprises a pattern generator built in an integrated circuit to generate a test pattern, a plurality of shift registers configured with sequential circuit elements F/Fs inside the integrated circuit, and a pattern modifier modifying the test pattern generated by the pattern generator according to an external input, and inputting it to the plural shift registers. The apparatus is used as a testing apparatus for detecting manufacturing failure of an integrated circuit such as an LSI (Large Scale Integration) or the like.
-
Citations
33 Claims
-
1. A testing apparatus for an integrated circuit comprising:
-
a pattern generator built in said integrated circuit to generate test patterns;
a plurality of shift registers configured with sequential circuit elements inside said integrated circuit; and
a pattern modifier for modifying said test patterns generated by said pattern generator according to an external input, and inputting said modified test patterns to said shift registers. - View Dependent Claims (7, 9, 11, 13, 15, 16, 17, 18, 19, 21, 23, 25)
-
-
2. A testing apparatus for an integrated circuit comprising:
-
a plurality of shift registers, to which test patterns are inputted, configured with sequential circuit elements inside said integrated circuit;
a mask for masking an indeterminate value in outputs from said shift registers; and
an output verifier for verifying output results masked by said mask. - View Dependent Claims (4)
-
-
3. A testing apparatus for an integrated circuit comprising:
-
a pattern generator built in said integrated circuit to generate test patterns;
a plurality of shift registers configured with sequential circuit elements inside said integrated circuit;
a pattern modifier for modifying said test patterns generated by said pattern generator according to an external input, and inputting said modified test patterns to said shift registers;
a mask for masking an indeterminate value in outputs from said shift registers; and
an output verifier for verifying output results masked by said mask. - View Dependent Claims (5, 8, 10, 12, 14, 20, 22, 24, 26, 27, 28, 32)
-
-
6. A testing method for an integrated circuit comprising the steps of:
-
generating test patterns by a pattern generator built in said integrated circuit;
modifying said generated test patterns according to an external input; and
inputting said modified test patterns to a plurality of shift registers configured with sequential circuit elements inside said integrated circuit.
-
-
29. An integrated circuit including sequential circuit elements having:
-
a plurality of shift registers configured with said sequential circuit elements;
a pattern generator built in said integrated circuit to generate test patterns; and
a pattern modifier built in said integrated circuit to modify said test patterns generated by said pattern generator according to an external input, and inputting said modified test patterns to said shift registers.
-
-
30. An integrated circuit including sequential circuit elements having:
-
a plurality of shift registers, to which test patterns are inputted, configured with said sequential circuit elements;
a mask built in said integrated circuit to mask an indeterminate value in outputs from said shift registers; and
an output verifier built in said integrated circuit to verify output results masked by said mask.
-
-
31. An integrated circuit including sequential circuit elements having:
-
a plurality of shift registers configured with said sequential circuit elements;
a pattern generator built in said integrated circuit to generate test patterns;
a pattern modifier built in said integrated circuit to modify said test patterns generated by said pattern generator according to an external input, and inputting said modified test pattern to said shift registers;
a mask built in said integrated circuit to mask an indeterminate value in outputs from said shift registers; and
an output verifier built in said integrated circuit to verify output results masked by said mask. - View Dependent Claims (33)
-
Specification