Method and apparatus for high accuracy distributed time synchronization using processor tick counters
First Claim
1. A method comprising:
- obtaining a processor tick counter value from a first processing engine;
comparing the obtained processor tick counter value to a processor tick counter value from a second processing engine; and
determining a timing offset for synchronizing the first processing engine and the second processing engine using the comparison.
2 Assignments
0 Petitions
Accused Products
Abstract
A method and apparatus are provided that allow processing engines to be synchronized to each other with high accuracy. In one embodiment, the invention includes obtaining a processor tick counter value from a first processing engine, comparing the obtained processor tick counter value to a processor tick counter value from a second processing engine and determining a timing offset for synchronizing the first processing engine and the second processing engine using the comparison. The invention may further include obtaining a processor tick counter value by sending a request message from the second processing engine to the first processing engine, and receiving a reply from the first processing engine at the second processing engine. The processor tick counter value at the second processing engine can be determined by recording the time at which the request message is sent and by recording the time at which the reply is received. The invention can further include obtaining a processor frequency from the first processing engine, obtaining a processor frequency from the second processing engine and correcting the timing offset for any difference between the first processing engine frequency and the second processing engine frequency
246 Citations
20 Claims
-
1. A method comprising:
-
obtaining a processor tick counter value from a first processing engine;
comparing the obtained processor tick counter value to a processor tick counter value from a second processing engine; and
determining a timing offset for synchronizing the first processing engine and the second processing engine using the comparison. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A machine-readable medium having stored thereon data representing sequences of instructions which, when executed by a machine, cause the machine to perform operations comprising:
-
obtaining a processor tick counter value from a first processing engine;
comparing the obtained processor tick counter value to a processor tick counter value from a second processing engine; and
determining a timing offset for synchronizing the first processing engine and the second processing engine using the comparison. - View Dependent Claims (10, 11, 12, 13, 15, 16, 17, 18, 19, 20)
-
-
14. A synchronized computing network comprising:
-
a first processing engine having a processor tick counter;
a second processing engine having a processor tick counter;
a communications link to send a value from the processor tick counter of the first processing engine to the second processing engine at one time; and
a processor of the second processing engine to compare the processor tick counter value from the first processing engine to a processor tick counter value from the second processing engine and determine a timing offset for synchronizing the first processing engine and the second processing engine using the comparison.
-
Specification