Digital true random number generator circuit
First Claim
1. A digital true random number generator circuit, comprising a linear feedback shift register having an input and an output, a system clock having a system clock frequency value for driving said shift register, and a free running oscillator operatively connected to said input of said shift register, said generator circuit further comprising at least one further free running oscillator operatively connected to said input, said oscillators and said system clock having different oscillation frequency values, the greatest common divisor of which having the value one.
14 Assignments
0 Petitions
Accused Products
Abstract
A digital true random number generator circuit, comprising a linear feedback shift register having an input and an output, a system clock having a system clock frequency value for driving the shift register, and a plurality of free running oscillators operatively connected to the input of the shift register. The oscillators and the system clock having different oscillation frequency values, the greatest common divisor of which having the value one, thereby avoiding locking of the oscillators and the system clock.
64 Citations
12 Claims
- 1. A digital true random number generator circuit, comprising a linear feedback shift register having an input and an output, a system clock having a system clock frequency value for driving said shift register, and a free running oscillator operatively connected to said input of said shift register, said generator circuit further comprising at least one further free running oscillator operatively connected to said input, said oscillators and said system clock having different oscillation frequency values, the greatest common divisor of which having the value one.
-
10. An Application Specific Integrated Circuit (ASIC) comprising a digital true random number generator circuit, said generator circuit comprising a linear feedback shift register having an input and an output, a system clock having a system clock frequency value for driving said shift register, and a free running oscillator operatively connected to said input of said shift register, said generator circuit further comprising at least one further free running oscillator operatively connected to said input, said oscillators and said system clock having different oscillation frequency values, the greatest common divisor of which having the value one.
-
11. An encryption device comprising means for encrypting and provided with a digital true random number generator circuit, said generator circuit comprising a linear feedback shift register having an input and an output, a system clock having a system clock frequency value for driving said shift register, and a free running oscillator operatively connected to said input of said shift register, said generator circuit further comprising at least one further free running oscillator operatively connected to said input, said oscillators and said system clock having different oscillation frequency values, the greatest common divisor of which having the value one.
-
12. A transactions terminal comprising means for performing transactions and provided with a digital true random number generator circuit, said generator circuit comprising a linear feedback shift register having an input and an output, a system clock having a system clock frequency value for driving said shift register, and a free running oscillator operatively connected to said input of said shift register, said generator circuit further comprising at least one further free running oscillator operatively connected to said input, said oscillators and said system clock having different oscillation frequency values, the greatest common divisor of which having the value one.
Specification