Integrated systems using vertically-stacked three-dimensional memory cells
First Claim
1. An integrated circuit comprising:
- a substrate;
a three-dimensional memory array comprising a plurality of layers of memory cells stacked vertically above one another and above the substrate;
support circuitry for the three-dimensional memory array, the support circuitry formed in the substrate at least partially under the three-dimensional memory array, the support circuitry defining open area in the substrate under the three-dimensional memory array; and
a second memory array formed at least partially in the open area in the substrate under the three-dimensional memory array.
7 Assignments
0 Petitions
Accused Products
Abstract
The preferred embodiments described herein relate to a monolithic integrated circuit comprising a three-dimensional memory array having a plurality of layers of memory cells stacked vertically above one another and above the substrate of the integrated circuit. Support circuitry for the three-dimensional memory array is formed in the substrate at least partially under the three-dimensional memory array and defines open area in the substrate under the three-dimensional memory array. In one preferred embodiment, one or more memory arrays are formed at least partially in the open area under the three-dimensional memory array, while in another preferred embodiment, logic circuitry implementing one or more functions is formed at least partially in the open area under the three-dimensional memory array. In yet another preferred embodiment, both one or more memory arrays and logic circuitry are formed at least partially in the open area under the three-dimensional memory array. Other preferred embodiments are provided, and each of the preferred embodiments can be used alone or in combination with one another.
-
Citations
35 Claims
-
1. An integrated circuit comprising:
-
a substrate;
a three-dimensional memory array comprising a plurality of layers of memory cells stacked vertically above one another and above the substrate;
support circuitry for the three-dimensional memory array, the support circuitry formed in the substrate at least partially under the three-dimensional memory array, the support circuitry defining open area in the substrate under the three-dimensional memory array; and
a second memory array formed at least partially in the open area in the substrate under the three-dimensional memory array. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35)
-
-
19. An integrated circuit comprising:
-
a substrate;
a three-dimensional memory array comprising a plurality of layers of memory cells stacked vertically above one another and above the substrate;
support circuitry for the three-dimensional memory array, the support circuitry formed in the substrate at least partially under the three-dimensional memory array, the support circuitry defining open area in the substrate under the three-dimensional memory array; and
logic circuitry formed at least partially in the open area in the substrate under the three-dimensional memory array.
-
Specification