Random number generator and generation method
First Claim
1. A random number generator comprising:
- a computer having a parallel port, said parallel port including data and control lines;
a random number generator circuit for producing a random sequence of signals, said random number generator circuit including power supply means for powering said circuit from power supplied by one or more of the data and control lines of said parallel port; and
electrical connecting means for transferring power from said computer to said power supply means via said parallel port and for communicated signals generated by said random number generator circuit to said computer through said parallel port.
1 Assignment
0 Petitions
Accused Products
Abstract
An RNG circuit is connected to the parallel port of a computer. The circuit includes a flat source of white noise and a CMOS amplifier circuit compensated in the high frequency range. A low-frequency cut-off is selected to maintain high band-width yet eliminate the 1/f amplifier noise tail. A CMOS comparator with a 10 nanosecond rise time converts the analog signal to a binary one. A shift register converts the serial signal to a 4-bit parallel one at a sample rate selected at the knee of the serial dependence curve. Two levels of XOR defect correction produce a BRS at 20 kHZ, which is converted to a 4-bit parallel word, latched and buffered. The entire circuit is powered from the data pins of the parallel port. A device driver interface in the computer operates the RNG. The randomness defects with various levels of correction and sample rates are calculated and the RNG is optimized before manufacture.
46 Citations
40 Claims
-
1. A random number generator comprising:
-
a computer having a parallel port, said parallel port including data and control lines;
a random number generator circuit for producing a random sequence of signals, said random number generator circuit including power supply means for powering said circuit from power supplied by one or more of the data and control lines of said parallel port; and
electrical connecting means for transferring power from said computer to said power supply means via said parallel port and for communicated signals generated by said random number generator circuit to said computer through said parallel port. - View Dependent Claims (2, 3, 4)
-
-
5. A random number generator system comprising:
-
a computer including a power source producing a first voltage of one sign;
a charge pump for producing a second voltage of the opposite sign to said first voltage; and
a random number generator circuit powered by said first and second voltages for generating a random sequence of signals. - View Dependent Claims (6, 7)
-
- 8. A random number generator comprising a circuit for generating a sequence of binary signals, and a computer for receiving said binary signals and utilizing them, said circuit using 30 milliwatts of power or less.
-
11. A random number generator circuit comprising:
- an analog noise generator;
a charge pump for providing a voltage to said analog noise generator, an analog to binary converter for converting said analog noise to a binary signal, a randomness defect reducer for reducing randomness defects in said binary signal, and a buffer for driving said signal to an electronic device external of said random number generator circuit. - View Dependent Claims (12, 13, 14, 16, 17)
- an analog noise generator;
-
15. A random number circuit for producing a sequence of binary signals, said circuit comprising:
-
a source of a white noise electrical signal; and
amplifier means for amplifying said white noise signal while adding an amplifier noise signal to said white noise signal; and
wherein said amplifier noise is one-third or less of the total noise signal comprising said white noise signal and said amplifier noise signal.
-
-
18. A random number generator circuit for proving a sequence of binary signals, said circuit comprising:
-
an analog noise generator for producing an analog noise signal; and
comparator means, responsive to said analog noise signal, for providing said sequence of binary signals, said comparator means comprising an XHCU04 hex inverter where X is 54 or 74.
-
-
19. A random number generator circuit comprising:
-
a source of a white noise electrical signal; and
amplifier means for amplifying said white noise signal, said amplifier means comprising one or more operational amplifiers selected from the group consisting of;
TL06X operational amplifiers, where X is 0, 1, 2, or 4, LF44Y operational amplifiers, where Y is 1, 2, or 4, and AD548 and AD648 single and dual operational amplifiers.
-
-
20. A random number generator circuit comprising:
- a low amplitude circuit portion;
a normal amplitude circuit portion; and
an EMI shield enclosing said low amplitude circuit portion, wherein said low amplitude circuit portion is mounted on a printed circuit board and said shield comprises;
a ground plane on said circuit board located around said low amplitude circuit portion in the plane of said circuit board, a component side cover and a solder side cover, said covers electrically connected to said ground plane.
- a low amplitude circuit portion;
-
21. A random number generator comprising:
-
a random number generator circuit for generating a random sequence of signals; and
a computer including a means for interfacing with said random number generator circuit, said means for interfacing consisting of one or more of the following;
a device driver, a TSR, a portion of the operating system of said computer, and a program stored in the bios memory of said computer. - View Dependent Claims (22, 23, 24, 25, 26, 27, 30, 31, 32)
-
-
28. A device for interfacing with a random number generator, said device comprising:
-
a computer including;
memory means for storing information for interfacing with a random number generator circuit, and processing means communicating with said memory for interfacing with said random number generator; and
whereinsaid information for interfacing with a random number generator consists of one or more of the following;
a device driver, a TSR, a portion of the operating system of said computer, and a program stored in the bios memory of said computer.
-
-
29. A random number generator comprising:
-
a circuit for producing a sequence of binary signals; and
sample means for sampling said sequence of binary signals at a sampling rate between 50% and 125% of the sampling rate at the knee on the serial dependence versus delay time curve describing said circuit to provide a random sequence of signals at said sampling rate.
-
-
33. A method of generating a random sequence of signals, said method comprising the steps of:
-
providing a circuit for producing a sequence of signals; and
sampling said sequence of signals at a sampling rate between 50% and 125% of a sampling rate corresponding to the knee on the serial dependence versus delay time curve describing said circuit to provide a random sequence of signals at said sampling rate. - View Dependent Claims (34, 36, 37, 38, 39)
-
-
35. A method of designing and fabricating a random number generator, said method comprising the steps of:
-
designing and making a circuit for producing a binary random sequence of signals;
measuring a first parameter of said binary sequence of signals, said parameter related to the serial dependence of said binary random sequence;
calculating the degree of defects in randomness in said sequence for one or more levels of defect correction to determine the optimum number of levels of defect correction to produce a random number generator with a desired randomness quality; and
fabricating a random number generator comprising said circuit and said optimum number of levels of defect correction.
-
-
40. A method of generating a sequence of random numbers, said method comprising the steps of:
-
providing a circuit for producing a binary random sequence of signals;
measuring a parameter of said binary sequence of signals, said parameter related to the serial dependence of said binary random sequence;
calculating the degree of defects in randomness in said sequence for one or more levels of defect correction to determine the optimum number of levels of defect correction for a desired randomness quality; and
reducing the defects in said binary random sequence of signals by providing said optimum number of levels of defect correction.
-
Specification