Cell-based switch fabric with distributed scheduling
First Claim
1. ) A switch fabric implemented on a chip, comprising:
- a) an array of cells;
b) an I/O interface in communication with said array of cells for permitting exchange of data packets between said array of cells and components external to said array of cells;
c) each cell communicating with at least one other cell of said array permitting exchange of data packets between the cells of said array;
d) each cell including;
I) a memory for receiving a data packet from another cell of said array;
II) a control entity to control release of a data packet toward a selected destination cell of said array at least in part on a basis of a degree of occupancy of the memory in said destination cell;
8 Assignments
0 Petitions
Accused Products
Abstract
A switch fabric implemented on a chip includes an array of cells and an I/O interface in communication with the array of cells for permitting exchange of data packets between said array of cells and components external to said array of cells. Each cell communicates with at least one other cell of the array, thereby permitting an exchange of data packets to take place between the cells of the array. Each cell includes a memory for receiving a data packet from another cell of the array as well as a control entity to control release of a data packet toward a selected destination cell of the array at least in part on a basis of a degree of occupancy of the memory in the destination cell. In this way, scheduling is distributed amongst the cells of the switch fabric.
67 Citations
44 Claims
-
1. ) A switch fabric implemented on a chip, comprising:
-
a) an array of cells;
b) an I/O interface in communication with said array of cells for permitting exchange of data packets between said array of cells and components external to said array of cells;
c) each cell communicating with at least one other cell of said array permitting exchange of data packets between the cells of said array;
d) each cell including;
I) a memory for receiving a data packet from another cell of said array;
II) a control entity to control release of a data packet toward a selected destination cell of said array at least in part on a basis of a degree of occupancy of the memory in said destination cell;
- View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44)
-
Specification