Method and apparatus for exception handling in a multi-processing environment
First Claim
1. A method for handling a number of exceptions within a processor in a multi-processing system, the method comprising:
- receiving an exception within the processor, wherein each processor in the multi-processor system shares a same memory;
executing a number of instructions at an address within a common interrupt handling vector address space of the same memory, wherein the number of instructions cause the processor to determine an identification of the processor based on a query that is internal to the processor; and
modifying execution flow of the exception to execute an interrupt handler located within one of a number of different interrupt handling vector address spaces.
4 Assignments
0 Petitions
Accused Products
Abstract
A method and apparatus for exception handling in a multi-processor environment are described. In an embodiment, a method for handling a number of exceptions within a processor in a multi-processing system includes receiving an exception within the processor, wherein each processor in the multi-processor system shares a same memory. The method also includes executing a number of instructions at an address within a common interrupt handling vector address space of the same memory. The number of instructions cause the processor to determine an identification of the processor based on a query that is internal to the processor. Additionally, the method includes modifying execution flow of the exception to execute an interrupt handler located within one of a number of different interrupt handling vector address spaces.
31 Citations
31 Claims
-
1. A method for handling a number of exceptions within a processor in a multi-processing system, the method comprising:
-
receiving an exception within the processor, wherein each processor in the multi-processor system shares a same memory;
executing a number of instructions at an address within a common interrupt handling vector address space of the same memory, wherein the number of instructions cause the processor to determine an identification of the processor based on a query that is internal to the processor; and
modifying execution flow of the exception to execute an interrupt handler located within one of a number of different interrupt handling vector address spaces. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method comprising:
-
receiving an exception within a processor, wherein the processor is included in a multi-processor system, wherein each processor in the multi-processor system executes one of a number of operating systems, wherein each processor in the multi-processor system shares a same memory and wherein the same memory includes a common interrupt handling address space and a number of different interrupt handling address spaces associated with each of the different processors in the multi-processor system;
determining the type of exception received within the processor;
executing a number of instructions at an address within the common interrupt handling address space of the same memory, wherein the number of instructions cause the processor to read a bit within an internal register to determine an identification of the processor in the multi-processor system; and
modifying execution flow of the exception to execute an interrupt handler located within one of the number of different interrupt handling address spaces. - View Dependent Claims (9, 10, 11, 13, 14, 15, 16, 18, 19, 20)
-
-
12. A system comprising:
-
a memory that includes;
a common exception handling vector address space; and
a number of exception handling vector address spaces;
a memory controller coupled to the memory;
a first processor coupled to the memory controller, wherein the first processor is to execute a first operating system; and
a second processor coupled to the memory controller, wherein the second processor is to execute a second operating system, the second processor to execute a number of instructions in the common exception handling vector address space upon receipt of an exception, wherein the number of instructions cause the second processor to determine an identification of the second processor based on a query that is internal to the second processor, wherein the first processor and the second processor share the memory.
-
-
17. A system comprising:
-
a memory that includes;
a common exception handling vector address space; and
a number of exception handling vector address spaces;
a memory controller coupled to the memory;
a first processor coupled to the memory controller, wherein the first processor is to execute a first operating system; and
a second processor coupled to the memory controller, the second processor to include an internal register, wherein the second processor is to execute a second operating system, the second processor to execute a number of instructions in the common exception handling vector address space upon receipt of an exception, wherein the number of instructions cause the second processor to determine an identification of the second processor based on a value stored in the internal register, wherein the first processor and the second processor share the memory.
-
-
21. A machine-readable medium that provides instructions for handling a number of exceptions within a processor in a multi-processing system, which when executed by a machine, causes the machine to perform operations comprising:
-
receiving an exception within the processor, wherein each processor in the multi-processor system shares a same memory;
executing a number of instructions at an address within a common interrupt handling vector address space of the same memory, wherein the number of instructions cause the processor to determine an identification of the processor based on a query that is internal to the processor; and
modifying execution flow of the exception to execute an interrupt handler located within one of a number of different interrupt handling vector address spaces. - View Dependent Claims (22, 23, 24, 25, 26, 27, 29, 30, 31)
-
-
28. A machine-readable medium that provides instructions, which when executed by a machine, causes the machine to perform operations comprising:
-
receiving an exception within a processor, wherein the processor is included in a multi-processor system, wherein each processor in the multi-processor system executes one of a number of operating systems, wherein each processor in the multi-processor system shares a same memory and wherein the same memory includes a common interrupt handling address space and a number of different interrupt handling address spaces associated with each of the different processors in the multi-processor system;
determining the type of exception received within the processor;
executing a number of instructions at an address within the common interrupt handling address space of the same memory, wherein the number of instructions cause the processor to read a bit within an internal register to determine an identification of the processor in the multi-processor system; and
modifying execution flow of the exception to execute an interrupt handler located within one of the number of different interrupt handling address spaces.
-
Specification