Integrating tool, module, and fab level control
First Claim
1. A method for processing wafers in a fab, said method comprising the steps of:
- (1) receiving, at a first functional unit, one or more functional unit property targets associated with said first functional unit;
(2) generating one or more tool targets for one or more tool level functional units, by processing said one or more functional unit property targets associated with said first functional unit;
(3) forwarding said one or more tool targets to said one or more tool level functional units; and
(4) generating one or more tool recipes defining one or more process setpoints, by processing said one or more tool targets at said one or more tool level functional units.
1 Assignment
0 Petitions
Accused Products
Abstract
Semiconductor wafers are processed in a fab in a manner that integrates control at multiple functional unit levels. Examples of functional units include fabs, modules, tools, and the like. Initially, a number of functional unit property targets are received at a functional unit. The functional unit property targets are utilized to generate a number of tool targets for any number of tool level functional units. From there, the tool targets are forwarded to the corresponding tool level functional units. At these tool level functional units, a number of tool recipes, each of which define a number of process setpoints, may be generated by processing the tool targets. The process setpoints define a number of parameters which must be satisfied in order to attain the corresponding tool targets. In addition, in at least some embodiments, the tool targets and tool recipes are determined utilizing feedback information including functional unit states and measurements of controlled parameters.
148 Citations
69 Claims
-
1. A method for processing wafers in a fab, said method comprising the steps of:
-
(1) receiving, at a first functional unit, one or more functional unit property targets associated with said first functional unit;
(2) generating one or more tool targets for one or more tool level functional units, by processing said one or more functional unit property targets associated with said first functional unit;
(3) forwarding said one or more tool targets to said one or more tool level functional units; and
(4) generating one or more tool recipes defining one or more process setpoints, by processing said one or more tool targets at said one or more tool level functional units. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 19, 20)
-
-
18. A method for processing wafers in a functional unit of a fab, said method comprising the steps of:
-
(1) constructing one or more models utilizing at least one of design of experiment techniques and design constraints based on physical and/or empirical knowledge of said functional unit; and
(2) generating one or more functional unit targets associated with said functional unit utilizing said one or more models.
-
-
21. A system for processing wafers, said system comprising:
-
a first functional unit comprising a controller capable of receiving one or more functional unit property targets associated with said functional unit and generating one or more tool targets by processing said one or more functional unit property targets associated with said first functional unit; and
one or more tool level functional units capable of receiving said one or more tool targets from said first functional unit and generating one or more tool recipes defining one or more process setpoints, by processing said one or more tool targets, wherein said one or more tool targets may be accomplished by attaining said one or more process setpoints. - View Dependent Claims (22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32)
-
-
33. A system for processing wafers, said system comprising:
a first functional unit comprising a controller for constructing one or more models utilizing at least one of design of experiment techniques and design constraints based on physical and/or empirical knowledge of said functional unit, and wherein said controller generates one or more functional unit targets associated with said functional unit utilizing said one or more models. - View Dependent Claims (34, 35, 37, 38, 39, 40, 41, 42, 43)
-
36. A system for processing wafers, said system comprising:
-
means for receiving, at a first functional unit, one or more functional unit property targets associated with said first functional unit;
A means for generating one or more tool targets for one or more tool level functional units, by processing said one or more functional unit property targets associated with said first functional unit;
means for forwarding said one or more tool targets to said one or more tool level functional units; and
means for generating one or more tool recipes defining one or more process setpoints, by processing said one or more tool targets at said one or more tool level functional units.
-
-
44. A system for processing wafers in a functional unit of a fab, said system comprising:
-
means for constructing one or more models utilizing at least one of design of experiment techniques and design constraints based on physical and/or empirical knowledge of said functional unit; and
means for generating one or more functional unit targets associated with said functional unit utilizing said one or more models. - View Dependent Claims (45, 46, 48, 49, 50, 51, 52, 53, 54)
-
-
47. A computer readable medium for use in processing wafers in a fab, said computer readable medium comprising:
-
computer readable instructions for receiving, at a first functional unit, one or more functional unit property targets associated with said first functional unit;
computer readable instructions for generating one or more tool targets for one or more tool level functional units, by processing said one or more functional unit property targets associated with said first functional unit;
computer readable instructions for forwarding said one or more tool targets to said one or more tool level functional units; and
computer readable instructions for generating one or more tool recipes defining one or more process setpoints, by processing said one or more tool targets at said one or more tool level functional units.
-
-
55. A computer readable medium for use in processing wafers in a functional unit of a fab, said computer readable medium comprising:
-
computer readable instructions for constructing one or more models utilizing at least one of design of experiment techniques and design constraints based on physical and/or empirical knowledge of said functional unit; and
computer readable instructions for generating one or more functional unit targets associated with said functional unit utilizing said one or more models. - View Dependent Claims (56, 57, 59, 60)
-
-
58. A method for generating tool targets for use in processing wafers, said method comprising the steps of:
-
(1) receiving, at a first functional unit, one or more functional unit property targets associated with said first functional unit;
(2) identifying one or more design constraints according to said one or more functional unit property targets associated with said first functional unit; and
(3) generating one or more tool targets for one or more tool level functional units, by processing said one or more design constraints, wherein said one or more design constraints dictate limits of said one or more tool targets, as determined at least in part by results of one or more upstream and/or downstream targets.
-
-
61. A system for generating tool targets for use in processing wafers, said system comprising:
-
a first functional unit comprising a controller for receiving one or more functional unit property targets associated with said first functional unit; and
a processor capable of identifying one or more design constraints according to said one or more functional unit property targets associated with said first functional unit and generating one or more tool targets for one or more tool level functional units, by processing said one or more a design constraints, wherein said one or more design constraints dictate limits of said one or more tool targets, as determined at least in part by results of upstream and/or downstream targets. - View Dependent Claims (62, 63)
-
-
64. A system for generating tool targets for use in processing wafers, said system comprising:
-
means for receiving, at a first functional unit, one or more functional unit property targets associated with said first functional unit;
means for identifying one or more design constraints according to said one or more functional unit property targets associated with said first functional unit; and
means for generating one or more tool targets for one or more tool level functional units, by processing said one or more design constraints, wherein said one or more design constraints dictate limits of said one or more tool targets, as determined at least in part by results of upstream and/or downstream targets. - View Dependent Claims (65, 66, 68, 69)
-
-
67. A computer readable medium for generating tool targets for use in processing wafers, said computer readable medium comprising:
-
computer readable instructions for receiving, at a first functional unit, one or more functional unit property targets associated with said first functional unit;
computer readable instructions for identifying one or more design constraints according to said one or more functional unit property targets associated with said first functional unit; and
computer readable instructions for generating one or more tool targets for one or more tool level functional units, by processing said one or more design constraints, wherein said one or more design constraints dictate limits of said one or more tool targets, as determined at least in part by results of upstream and/or downstream targets.
-
Specification