Peripheral device with hardware linked list
First Claim
Patent Images
1. An apparatus comprising:
- a hardware linked list, the hardware linked list including a plurality of nodes, each of the plurality of nodes including a next node pointer register; and
a locking mechanism to conditionally make the next node pointer register of each of the plurality of nodes read-only.
2 Assignments
0 Petitions
Accused Products
Abstract
A linked list is implemented in hardware. Various registers within the linked list are writeable until a control register is written, rendering the registers read-only. A computer peripheral includes the hardware linked list to provide a list of capabilities to a querying device. The linked list can be built, modified, or disabled by low level software, and then locked so that it appears as read-only to higher level software such as an operating system or device driver.
-
Citations
59 Claims
-
1. An apparatus comprising:
-
a hardware linked list, the hardware linked list including a plurality of nodes, each of the plurality of nodes including a next node pointer register; and
a locking mechanism to conditionally make the next node pointer register of each of the plurality of nodes read-only. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A PCI local bus compliant device comprising:
a hardware implemented capabilities list capable of being modified by low-level software, and read-only to higher level software. - View Dependent Claims (7, 8, 9, 10)
-
11. An integrated circuit comprising:
-
an address bus;
a data bus;
a control bus;
a series of linked list registers coupled to the address, data, and control busses, the series of linked list registers arranged in a writeable linked list; and
a control register operable to lock the writeable linked list and conditionally make the series of linked list registers read-only. - View Dependent Claims (12, 13, 14, 15, 17, 18, 19, 20, 21)
-
-
16. An integrated circuit comprising:
-
a plurality of linked lists formed from registers;
a head pointer register to point to one of the plurality of linked lists; and
a control register to conditionally make the head pointer register read-only.
-
-
22. An integrated circuit comprising:
-
a first writeable register to signify whether a capabilities list is enabled;
a second writeable register to point to a capabilities list; and
a write-once control register operable to make the first and second writeable registers read-only. - View Dependent Claims (23, 24, 25, 26, 28, 29, 30, 31)
-
-
27. An integrated circuit comprising:
-
a plurality of register groups, each register group including registers operable to indicate capabilities of the integrated circuit, and including a next group register to point to a next group; and
a control register operable to render the plurality of register groups read-only.
-
-
32. A computer system comprising:
-
a bus;
a memory device with basic input output software coupled to the bus;
a peripheral device coupled to the bus, the peripheral device including a capabilities list implemented in groups of registers; and
a processor to execute instructions in the basic input output software to modify the capabilities list. - View Dependent Claims (33, 34, 35, 36, 38, 39, 40, 41)
-
-
37. A computer system comprising:
-
a PCI local bus compliant peripheral device coupled to a bus; and
a processor coupled to the bus;
wherein the PCI local bus compliant peripheral device includes a capabilities linked list modifiable by the processor, and wherein the PCI local bus compliant peripheral device further includes a writeable control register operable to render the capabilities linked list read-only by the processor.
-
-
42. A hardware linked list comprising:
-
a control register;
a first list node having a capabilities register and a next node pointer register; and
a second list node having a capabilities register and a next node pointer register;
wherein the next node pointer registers of the first and second list nodes are conditionally read-only in response to the control register. - View Dependent Claims (43, 44, 45, 46, 48, 49, 50, 51)
-
-
47. A method of initializing a computer peripheral comprising:
-
writing a list of capabilities to nodes in a hardware linked list within the computer peripheral; and
writing to a control register within the computer peripheral to make the nodes read-only.
-
-
52. A method of initializing a PCI local bus compliant device comprising:
-
reading instructions from a memory device holding basic input output software;
modifying a link within a capabilities linked list in the PCI local bus compliant device; and
writing to a control register in the PCI local bus compliant device to make the link read-only. - View Dependent Claims (53, 54, 55, 57, 58, 59)
-
-
56. An apparatus having a computer readable medium with machine-readable instructions for a method stored thereon, the method comprising:
-
modifying a next node pointer register in a PCI local bus peripheral to indicate the existence of a capability; and
modifying a control register in the PCI local bus peripheral to make the next node pointer register read-only.
-
Specification