System and method for synchronizing data transfer across a clock domain boundary
First Claim
1. A system for synchronizing a first circuit portion operating in a first clock domain that is clocked with a first clock signal and a second circuit portion operating in a second clock domain that is clocked with a second clock signal, comprising:
- means for generating a SYNC pulse signal based on a predetermined temporal relationship between said first and second clock signals; and
a clock synchronizer controller operable to generate a plurality of control signals based on said SYNC pulse signal, said clock synchronizer controller including a SYNC adjuster operable to re-position said SYNC pulse signal based on a skew between said first and second clock signals, wherein at least a portion of said plurality of control signals actuate data transfer synchronizer circuitry disposed between said first and second circuit portions.
2 Assignments
0 Petitions
Accused Products
Abstract
A system and method for synchronizing data transfer operations between two circuit portions across a clock domain boundary. A primary clock signal is operable to clock a first circuit portion and a secondary clock signal, generated from the primary clock signal, is operable to clock a second circuit portion. A SYNC pulse signal is generated based on coincident rising edges of the primary and secondary clock signals. A clock synchronizer controller is operable to generate a plurality of control signals based on the SYNC pulse signal for actuating data transfer circuitry disposed between the first and second circuit portions. A SYNC adjuster portion included in the clock synchronizer controller is operable to re-position the SYNC pulse signal by redefining a new coincident rising edge with respect to the primary and secondary clock signals based on a clock skew relative to each other.
105 Citations
20 Claims
-
1. A system for synchronizing a first circuit portion operating in a first clock domain that is clocked with a first clock signal and a second circuit portion operating in a second clock domain that is clocked with a second clock signal, comprising:
-
means for generating a SYNC pulse signal based on a predetermined temporal relationship between said first and second clock signals; and
a clock synchronizer controller operable to generate a plurality of control signals based on said SYNC pulse signal, said clock synchronizer controller including a SYNC adjuster operable to re-position said SYNC pulse signal based on a skew between said first and second clock signals, wherein at least a portion of said plurality of control signals actuate data transfer synchronizer circuitry disposed between said first and second circuit portions. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method of synchronizing data transfer operations between two circuit portions across a clock domain boundary, comprising the steps:
-
generating a secondary clock signal from a primary clock signal, wherein said primary clock signal is operable to clock a first circuit portion and said secondary clock signal is operable to clock a second circuit portion;
generating a SYNC pulse signal based on a predetermined temporal relationship between said primary and secondary clock signals;
compensating for a skew between said primary and secondary clock signals and adjusting said SYNC pulse signal, if necessary; and
generating data transfer control signals at appropriate times relative to said primary and secondary clock signals based on said SYNC pulse signal to control data transfer operations between said first and second circuit portions. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification