Differential signal output apparatus, semiconductor integrated circuit apparatus having the differential signal output apparatus, differential signal transmission system, signal detection apparatus, signal detection method, signal transmission system and computer-readable program
First Claim
1. A differential signal output apparatus comprising:
- a differential pair for receiving differential signals;
a current source, connected to one end of the differential pair, for supplying a current to the differential pair; and
a capacitor connected between a branching node for branching from the current source to transistors and a low impedance node.
9 Assignments
0 Petitions
Accused Products
Abstract
In a differential output signal circuit suitable for restraining voltage overshooting/undershooting at differential output terminals due to lags in input signals and realizing stable and fast switching of differential input signals, a first differential pair of PMOS transistors connected to a first current source and a second differential pair of NMOS transistors connected to a second current source are mutually connected at the differential output terminals, and a capacitor is connected between the connection nodes of the respective differential pairs and current sources. A transitional current path of the capacitor restrains voltage variations during differential input signal switching. Further in a signal detection apparatus suitable for realizing the detection of fast transmitted differential input signals with less current consumption and at low cost, an edge detect signal is supplied against a differential input of or above a prescribed value, and a setting signal is issued when this edge detect signal has been detected a prescribed number of times during a first prescribed length of time while a resetting signal is issued if none is detected during a second prescribed length of time. A signal-detect signal is generated from these setting signal and resetting signal.
-
Citations
38 Claims
-
1. A differential signal output apparatus comprising:
-
a differential pair for receiving differential signals;
a current source, connected to one end of the differential pair, for supplying a current to the differential pair; and
a capacitor connected between a branching node for branching from the current source to transistors and a low impedance node. - View Dependent Claims (2, 6, 10)
-
-
3. A differential signal output apparatus comprising:
-
a differential pair for receiving differential signals;
a first current source, connected to one end of the differential pair, for supplying a current to the differential pair; and
a capacitor connected between a branching node for branching from the first current source to transistors and a current supply unit. - View Dependent Claims (4, 5, 7, 11, 20, 21, 22, 23, 24, 25, 26, 27, 29, 30, 31, 32, 33, 36, 37)
-
-
8. A differential signal output apparatus comprising:
-
a differential pair for receiving differential signals;
a current source, connected to one end of the differential pair, for supplying a current to the differential pair; and
a transitional response circuit for forming a current path for letting the current supplied from the current source flow when the current to the differential pair is cut off. - View Dependent Claims (9, 12)
-
-
13. A semiconductor integrated circuit apparatus provided with a differential output circuit comprising:
-
a differential pair constituted by arranging wiring between differential input signals and between differential output signals and arranging transistors symmetrically;
a current source connected to one end of the differential pair and so arranged that connection wiring lines to the transistors be symmetrical; and
a capacitor connected between a branching node for branching connection wiring from the current source to the transistors and a low impedance node and arranged in an area between the transistors.
-
-
14. A semiconductor integrated circuit apparatus provided with a differential output circuit comprising:
-
a differential pair constituted by arranging wiring between differential input signals and between differential output signals and arranging transistors symmetrically;
a first current source connected to one end of the differential pair and so arranged that connection wiring lines to the transistors be symmetrical; and
a capacitor connected between a branching node for branching connection wiring from the first current source to the transistors and a current supply unit having a current supply capacity equal to or greater than the amperage supplied by the first current source and arranged with the same symmetry as the symmetry of arrangement between the transistors.
-
-
15. A semiconductor integrated circuit apparatus provided with a differential output circuit comprising:
-
a first differential pair constituted by arranging wiring between differential input signals and between differential output signals and arranging transistors of a first conductivity type symmetrically;
a first current source connected to one end of the first differential pair and so arranged that connection wiring lines to the transistors of the first conductivity type be symmetrical;
a second differential pair arranged opposite to the first differential pair, constituted by arranging wiring between differential input signals and between differential output signals and arranging transistors of a second conductivity type symmetrically;
a second current source connected to one end of the second differential pair and so arranged that connection wiring lines to the transistors of the second conductivity type be symmetrical; and
a capacitor connected between a first branching node for branching connection wiring from the first current source to the transistors of the first conductivity type and a second branching node for branching connection wiring from the second current source to the transistors of the second conductivity type and arranged in an area surrounded by the first differential pair and the second differential pair.
-
-
16. A differential signal transmission system provided with a differential output circuit comprising:
-
a differential input unit into which differential signals are entered;
a current supply unit for supplying a current to the differential input unit; and
a capacitor connected between a connection node between the differential input unit and the current supply unit and a low impedance node.
-
-
17. A differential signal transmission system provided with a differential output circuit comprising:
-
a differential input unit into which differential signals are entered;
a first current supply unit for supplying a current to the differential input unit; and
a capacitor connected between a connection node between the differential input unit and the first current supply unit and a second current supply unit having a current supply capacity equal to or greater than the amperage supplied by the first current supply unit.
-
-
18. A differential signal transmission system provided with a differential output circuit comprising:
-
a first differential input unit configured in a first conductivity type for entering differential signals;
a first current supply unit for supplying a current to the first differential input unit;
a second differential input unit configured in a second conductivity type, of which differential output terminals are connected to the differential output terminals of the first differential input unit to receive the differential signals;
a second current input unit for supplying a current to the second differential input unit; and
a capacitor connected between a connection node between the first differential input unit and the first current input unit and another connection node between the second differential input unit and the second current input unit.
-
-
19. A signal detection apparatus comprising:
-
a level detection unit for detecting the voltage amplitude level of input signals;
a state transition detection unit for detecting any state transition in the output signals of the level detection unit;
a signal confirmation unit for issuing a notification signal when the state transition detection unit has detected state transitions a prescribed number of times during a first prescribed length of time;
a non-signal confirmation unit for issuing a notification signal when the state transition detection unit has detected no state transition during a second prescribed length of time; and
a detect signal generation unit for generating a detect signal that is validated by the signal confirmation unit and invalidated by the non-signal confirmation unit.
-
-
28. A signal detection method comprising:
-
a level detection step of detecting the voltage amplitude level of input signals;
a state transition detection step of detecting any state transition in the input signals detected at the level detection step;
a signal confirmation step of notifying the detection of the state transitions a prescribed number of times during a first prescribed length of time at the state transition detection step;
a non-signal confirmation step of notifying the failure to detect the state transition during a second prescribed length of time at the state transition detection step; and
a detect signal generation step of generating a detect signal that is validated at the signal confirmation step and invalidated at the non-signal confirmation step.
-
-
34. A signal transmission system comprising:
-
a serial bus; and
a signal detection apparatus comprising;
a level detection unit, connected on the serial bus, for detecting the voltage amplitude level of input signals from the serial bus;
a state transition detection unit for detecting any state transition in the output signals of the level detection unit;
a signal confirmation unit for issuing a notification signal when the state transition detection unit has detected the state transitions a prescribed number of times during a first prescribed length of time;
a non-signal confirmation unit for issuing a notification signal when the state transition detection unit has detected no state transition during a second prescribed length of time; and
a detect signal generation unit for generating a detect signal that is validated by the signal confirmation unit and invalidated by the non-signal confirmation unit,wherein the signal transmission system transmits signals by detection signals on a serial bus by the signal detection apparatus.
-
-
35. A signal transmission system for transmitting signals by detection signals on a serial bus by a signal detection method comprising:
- a level detection step of detecting the voltage amplitude level of input signals on the serial bus;
a state transition detection step of detecting any state transition in the input signals detected at the level detection step;
a signal confirmation step of notifying the detection of the state transitions a prescribed number of times during a first prescribed length of time at the state transition detection step;
a non-signal confirmation step of notifying the failure to detect the state transition during a second prescribed length of time at the state transition detection step; and
a detect signal generation step of generating a detect signal that is validated at the signal confirmation step and invalidated at the non-signal confirmation step.
- a level detection step of detecting the voltage amplitude level of input signals on the serial bus;
-
38. A computer-readable program for executing signal transmission on a serial bus by an input signal detection method comprising:
-
a level detection step of detecting the voltage amplitude level of input signals;
a state transition detection step of detecting any state transition in the input signals detected at the level detection step;
a signal confirmation step of notifying the detection of the state transitions a prescribed number of times during a first prescribed length of time at the state transition detection step;
a non-signal confirmation step of notifying the failure to detect the state transition during a second prescribed length of time at the state transition detection step; and
a detect signal generation step of generating a detect signal that is validated at the signal confirmation step and invalidated at the non-signal confirmation step.
-
Specification