×

Method and apparatus for resolving additional load misses and page table walks under orthogonal stalls in a single pipeline processor

  • US 20030009622A1
  • Filed: 09/03/2002
  • Published: 01/09/2003
  • Est. Priority Date: 03/30/2000
  • Status: Active Grant
First Claim
Patent Images

1. A data cache in an in-order single instruction issue microprocessor, the data cache comprising:

  • a cache memory, for storing data;

    at least one buffer, for storing state information regarding a plurality of instructions in the data cache upon detection of a stall condition in the in-order single-issue microprocessor; and

    control logic, coupled to said buffer and said cache memory, configured to detect said stall condition, to save in response thereto said state information in said buffer, and to determine during said stall condition whether data specified by one or more of said plurality of instructions is missing in said cache memory.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×