Computer memory error management system and method
First Claim
9. A memory controller comprising:
- a communication bus for communicating information between components of said memory controller;
a controller processing core for directing operations of said memory controller and providing a platform to implement a memory error management process, said controller coupled to said communication bus;
an XOR array for providing correction of single bit errors, said XOR array coupled to said communications bus;
a memory controller buffer for storing information being communicated by said memory controller between a host and a physical memory medium, said controller buffer coupled to said XOR array;
a backend interface for providing a communications interface to back end components, said backend interface coupled to said communications bus; and
a front end interface for providing a communications interface to front end components, said front end interface coupled to said communications bus.
1 Assignment
0 Petitions
Accused Products
Abstract
The present invention is a computer memory error management system and method that facilitates fault tolerant memory I/O in a manner that permits smooth and continuous operations. The system and method handles memory control buffer corruption concerns associated with memory errors and corrects single bit errors. Information is placed in a memory controller buffer and a determination is made if a correctable error or non-correctable error exists in the information. If the error is a correctable error it is corrected in-line. A memory cell error resolution process is performed and information is rewritten to a memory control buffer location. If rewriting to the same memory controller buffer location does not solve the error, a hard error handling process is performed. A hard error handling process and a non-correctable error handling process utilize a fail over process in which an alternate memory controller performs the I/O operations.
53 Citations
25 Claims
-
9. A memory controller comprising:
-
a communication bus for communicating information between components of said memory controller;
a controller processing core for directing operations of said memory controller and providing a platform to implement a memory error management process, said controller coupled to said communication bus;
an XOR array for providing correction of single bit errors, said XOR array coupled to said communications bus;
a memory controller buffer for storing information being communicated by said memory controller between a host and a physical memory medium, said controller buffer coupled to said XOR array;
a backend interface for providing a communications interface to back end components, said backend interface coupled to said communications bus; and
a front end interface for providing a communications interface to front end components, said front end interface coupled to said communications bus. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16)
-
-
18. A memory error resolution process comprising:
-
receiving information indicating whether an error is a correctable error or a non-correctable error;
performing a memory controller buffer refreshing process;
engaging in a correctable error handling process; and
performing a non-correctable error handling process. - View Dependent Claims (1, 2, 3, 4, 5, 6, 7, 8, 17, 19, 20, 21, 22, 23, 24, 25)
-
-
22-1. A memory error resolution process of claim 19 wherein said non correctable error handling process comprises:
-
fencing off of a memory controller buffer location; and
forwarding the information to another location within a memory controller buffer.
-
Specification