Compensating for differences between clock signals
First Claim
1. A clock compensation circuit, comprising:
- a clock synchronization circuit coupled to receive an input clock signal, wherein the clock synchronization circuit generates a master clock signal and produces a plurality of internal logic clock signals;
a phase comparator coupled to receive one of the plurality of internal logic clock signals and a sample clock from an associated receiver, wherein the phase comparator generates a control signal based on a phase comparison between the sample clock and the one of the plurality of internal logic clock signals; and
a down converter channel coupled to receive each of the plurality of internal logic clock signals and the control signal and to pass data in phase with the sample clock using the one of the plurality of internal logic clock signals based on the control signal.
16 Assignments
0 Petitions
Accused Products
Abstract
A clock compensation circuit is provided. The circuit comprises a clock synchronization circuit coupled to receive an input clock signal, wherein the clock synchronization circuit generates a master clock signal and produces a plurality of internal logic clock signals. The circuit further comprises a phase comparator coupled to receive one of the plurality of internal logic clock signals and a sample clock from an associated receiver, wherein the phase comparator generates a control signal based on a phase comparison between the sample clock and the one of the plurality of internal logic clock signals and a down converter channel coupled to receive each of the plurality of internal logic clock signals and the control signal and to pass data in phase with the sample clock using the internal logic clock signal based on the control signal.
-
Citations
32 Claims
-
1. A clock compensation circuit, comprising:
-
a clock synchronization circuit coupled to receive an input clock signal, wherein the clock synchronization circuit generates a master clock signal and produces a plurality of internal logic clock signals;
a phase comparator coupled to receive one of the plurality of internal logic clock signals and a sample clock from an associated receiver, wherein the phase comparator generates a control signal based on a phase comparison between the sample clock and the one of the plurality of internal logic clock signals; and
a down converter channel coupled to receive each of the plurality of internal logic clock signals and the control signal and to pass data in phase with the sample clock using the one of the plurality of internal logic clock signals based on the control signal. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A digital down converter, comprising:
a clock compensation circuit including;
a clock synchronization circuit coupled to receive an input clock signal, wherein the clock synchronization circuit generates a master clock signal and produces a plurality of internal logic clock signals;
a phase comparator coupled to receive one of the plurality of internal logic clock signals and a sample clock from an associated receiver, wherein the phase comparator generates a control signal based on a phase comparison between the sample clock and the one of the plurality of internal logic clock signals; and
a down converter channel coupled to receive each of the plurality of internal logic clock signals and the control signal and to pass data in phase with the sample clock using the one of the plurality of internal logic clock signals based on the control signal. - View Dependent Claims (8, 9, 10, 11)
-
12. A clock compensation circuit, comprising:
-
an input for receiving an input clock signal;
a clock synchronization circuit coupled to receive the input clock signal, wherein the clock synchronization circuit generates a master clock signal and produces a plurality of internal logic clock signals;
a tapped delay line coupled to receive a first one of the plurality of internal logic clock signals and to generate a clock signal with a selected delay as an output clock signal;
a phase comparator coupled to receive a second one of the plurality of internal logic clock signals and a sample clock from an associated receiver and to generate a control signal based on a phase comparison of the second one of the plurality of internal logic clock signals and the sample clock; and
a down converter channel coupled to receive the plurality of internal logic clock signals and the control signal and to pass data in phase with the sample clock using the second one of the plurality of internal logic clock signals based on the control signal. - View Dependent Claims (13, 14, 15, 16)
-
-
17. A clock compensation circuit, comprising:
-
an input for receiving an input clock signal;
a clock synchronization circuit coupled to receive the input clock signal, wherein the clock synchronization circuit generates a master clock signal and produces a plurality of internal logic clock signals;
a phase comparator coupled to receive a first one of the plurality of internal logic clock signals and a sample clock from an associated receiver and to generate a control signal based on a phase comparison between the sample clock and the one of the plurality of internal logic clock signals;
a tapped delay line coupled to receive a second one of the plurality of internal logic clock signals and to generate a delayed clock signal for input to the associated receiver, wherein the delayed clock signal is synchronized with the sample clock; and
a down converter channel coupled to receive the plurality of internal logic clock signals and the control signal and to pass data in phase with the sample clock using the first one of the plurality of internal logic clock signals based on the control signal. - View Dependent Claims (18, 19, 20)
-
-
21. A communications system, comprising:
-
a plurality of receivers, wherein each receiver is coupled to receive a data signal and a clock signal;
a digital down conversion circuit, including;
a clock synchronization circuit coupled to receive an input clock signal, wherein the clock synchronization circuit generates a master clock signal and produces a plurality of internal logic clock signals;
a plurality of phase comparators, wherein each phase comparator is coupled to receive a first one of the plurality of internal logic clock signals and a sample clock signal from an associated one of the plurality of receivers and to generate a control signal based on a comparison of the phase of the first one of the plurality of internal logic clock signals with the sample clock signal; and
a plurality of down converter channels, wherein each of the plurality of down converter channels is coupled to receive the plurality of internal logic clock signals and the control signal and passes data from the data signal in phase with the sample clock signal. - View Dependent Claims (22, 23, 24)
-
-
25. A method of generating a timing signal, the method comprising:
-
receiving an input clock signal;
receiving a sample clock from an associated receiver;
generating a master clock signal from the input clock signal;
generating a plurality of internal logic clock signals from the master clock signal;
comparing the phase of one of the plurality of internal logic clock signals to the phase of the received sample clock;
when the one of the plurality of internal logic clock signals is in phase with the received sample clock, selecting a data signal that is clocked on the rising edge of the one of the plurality of internal logic clock signals;
when the one of the plurality of internal logic clock signals is out of phase with the received sample clock, selecting the data that is clocked on the falling edge of the one of the plurality of internal logic clock signals; and
passing the selected data signal to the associated receiver.
-
-
26. A method of generating a timing signal, comprising:
-
receiving an input clock signal;
receiving a sample clock from an associated receiver;
generating a master clock signal from the input clock signal;
generating a plurality of internal logic clock signals from the master clock signal;
comparing the phase of one of the plurality of internal logic clock signals to the phase of the received sample clock;
generating a plurality of delayed clock signals from another one of the plurality of logic clock signals, wherein each of the plurality of delayed clock signals is synchronized with the sample clock of an associated receiver;
when the one of the plurality of internal logic clock signals is in phase with the received sample clock, selecting a data signal that is clocked on the rising edge of the one of the plurality of internal logic clock signals;
when the one of the plurality of internal logic clock signals is out of phase with the received sample clock, selecting the data that is clocked on the falling edge of the one of the plurality of internal logic clock signals; and
passing the selected data signal to the associated receiver.
-
-
27. A communications system, comprising:
-
a plurality of analog to digital converters;
a digital down converter coupled to receive an input clock signal from one of the plurality of analog to digital converters, wherein the digital down converter includes;
a clock synchronization circuit coupled to receive the input clock signal and to generate a master clock signal and a plurality of internal logic clock signals;
a plurality of phase comparators, wherein each phase comparator is coupled to receive a first one of the plurality of internal logic clock signals and a sample clock from an associated receiver, and wherein each phase comparator generates a control signal based on a phase comparison between the sample clock and the first one of the plurality of internal logic clock signals;
a plurality of down converter channels, wherein each down converter channel is coupled to receive each of the plurality of internal logic clock signals and the control signal and to pass data in phase with the sample clock using the first one of the plurality of internal logic clock signals based on the control signal;
a plurality of receivers, each receiver associated with one of the plurality of phase comparators and one of the plurality of down converter channels; and
a tapped delay line coupled to a second one of the plurality of internal logic clock signals and to generate a clock signal with a selected delay as an output clock signal for each of the plurality of receivers. - View Dependent Claims (28, 29)
-
-
30. A clock compensation circuit, comprising:
-
a clock synchronization circuit coupled to receive an input clock signal, wherein the clock synchronization circuit generates at least one internal logic clock signal;
a phase comparator coupled to receive the at least one internal logic clock signal and a sample clock from an associated receiver, wherein the phase comparator generates a control signal based on a phase comparison between the sample clock and the at least one internal logic clock signal; and
a down converter channel coupled to receive the at least one internal logic clock signal and the control signal and to pass data in phase with the sample clock using the internal logic clock signal based on the control signal.
-
-
31. A clock compensation circuit, comprising:
-
a phase comparator coupled to receive a first clock signal and a sample clock from an associated receiver, wherein the phase comparator generates a control signal based on a phase comparison between the sample clock and the first clock signal; and
a data channel coupled to receive the first clock signal and the control signal and to pass data in phase with the sample clock using the first clock signal based on the control signal.
-
-
32. A clock compensation circuit, comprising:
-
a phase alignment circuit which includes;
a phase comparator coupled to receive a first clock signal and a sample clock from an associated receiver, wherein the phase comparator generates a control signal based on a phase comparison between the sample clock and the first clock signal; and
a multiplexer coupled to receive first and second data signals and the control signal, the multiplexer selectively outputting either the first data signal or the second data signal based on the control signal such that the data signal passed by the multiplexer is in phase with the sample clock signal; and
a data channel coupled to receive the first clock signal and the control signal and to pass data in phase with the sample clock using the first clock signal based on the control signal.
-
Specification