Circuit and method for a switch matrix and switch sensing
First Claim
1. A switch matrix circuit comprising:
- a plurality of switches organized in a row and column configuration; and
a current sensing circuit coupled to the plurality of switches, the current sensing circuit including a transistor and at least one resistor per column of the plurality of switches, wherein current amplified by the transistor and converted by the at least one resistor in a column is sensed as a logic level indicative of a switch status within the column for a selected row.
1 Assignment
0 Petitions
Accused Products
Abstract
Aspects of a switch matrix circuit are provided. In accordance with a circuit aspect, a plurality of switches are organized in a row and column configuration. Coupled to the plurality of switches is a current sensing circuit. The current sensing circuit includes a transistor and at least one resistor per column of the plurality of switches. Current amplified by the transistor and converted by the at least one resistor in a column is sensed as a logic level indicative of a switch status within the column for a selected row. The current sensing arrangement may also be used in an embodiment utilizing bi-directional signal control to minimize the number of I/O lines required to scan the switch matrix. The bi-directional signal scanning may also be implemented in another embodiment that senses voltage levels to determine switch closures.
-
Citations
26 Claims
-
1. A switch matrix circuit comprising:
-
a plurality of switches organized in a row and column configuration; and
a current sensing circuit coupled to the plurality of switches, the current sensing circuit including a transistor and at least one resistor per column of the plurality of switches, wherein current amplified by the transistor and converted by the at least one resistor in a column is sensed as a logic level indicative of a switch status within the column for a selected row. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A circuit for more efficient switch selection sensing, the circuit comprising:
-
a switch matrix comprising a plurality of switches organized as a plurality of rows and columns;
a current sensing circuit coupled to the switch matrix; and
a processor coupled to the switch matrix and the current sensing circuit by a plurality of scan lines, wherein selection of a row by a scan line returns column current levels from the current sensing circuit to detect if a switch at a row and column intersection of the switch matrix has been selected. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. A method for sensing switch status, the method comprising:
-
coupling a current sensing circuit to a switch matrix having a plurality of switches in a row and column configuration; and
utilizing a processor to detect switch status within the switch matrix based on current signals in the current sensing circuit. - View Dependent Claims (14, 15, 16, 17, 18)
-
-
19. A switch matrix circuit comprising:
-
a plurality of switches organized in a row and column off-diagonal configuration having one switch per row and column intersection in all but one intersection per row; and
a plurality of scan lines comprising a plurality of bi-directional scan lines, wherein a single scan line provides both row selection and column sensing capabilities for switch selection identification. - View Dependent Claims (20, 21, 22, 24, 25, 26)
-
-
23. A circuit for more efficient switch selection sensing, the circuit comprising:
-
a switch matrix including a plurality of switches organized as a plurality of rows and columns; and
a plurality of resistors, each of the resistors electrically coupled in series with an associated one of the plurality of switches;
a voltage threshold sensing circuit coupled to the switch matrix by a plurality of scan lines; and
a processor coupled to the voltage threshold sensing circuit by a signal bus, wherein selection of a row by a scan line returns column voltage levels from the switch matrix to detect if a switch at a row and column intersection of the switch matrix has been selected.
-
Specification