Memory system including a point-to-point linked memory subsystem
First Claim
Patent Images
1. A memory system comprising:
- a memory controller having an interface that includes a plurality of memory subsystem ports including a first memory subsystem port;
a first memory subsystem including;
a buffer device having a first port and a second port, and a plurality of memory devices coupled to the buffer device via the second port; and
a plurality of point-to-point links, each point-to-point link having a connection to a respective memory subsystem port of the plurality of memory subsystem ports, the plurality of point-to-point links including a first point-to-point link connecting the first port to a first memory subsystem port to transfer data between the plurality of memory devices and the memory controller.
0 Assignments
0 Petitions
Accused Products
Abstract
A memory system architecture/interconnect topology that includes at least one point-to-point link between a master, and at least one memory subsystem. The memory subsystem includes a buffer device coupled to a plurality of memory devices. The memory system may be upgraded through dedicated point-to-point links and corresponding memory subsystems. The master communicates to the plurality of memory devices in each memory subsystem through the respective buffer device via each point-to-point link
-
Citations
24 Claims
-
1. A memory system comprising:
-
a memory controller having an interface that includes a plurality of memory subsystem ports including a first memory subsystem port;
a first memory subsystem including;
a buffer device having a first port and a second port, and a plurality of memory devices coupled to the buffer device via the second port; and
a plurality of point-to-point links, each point-to-point link having a connection to a respective memory subsystem port of the plurality of memory subsystem ports, the plurality of point-to-point links including a first point-to-point link connecting the first port to a first memory subsystem port to transfer data between the plurality of memory devices and the memory controller. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A memory system comprising:
-
a controller device;
a first buffer device having a first interface and a second interface;
a second buffer device having a first interface and a second interface;
a first point-to-point link having a first connection to the controller device and a second connection to the first interface of the first buffer device;
a first channel connected to the second interface of the first buffer device;
a first plurality of memory devices electrically coupled to the first channel;
a second point-to-point link having a first connection to the controller device and a second connection to the first interface of the second buffer;
a second channel connected to the second interface of the second buffer device; and
a second plurality of memory devices electrically coupled to the second channel. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. A memory system comprising:
-
a controller device;
a first and second plurality of buffer devices, each buffer device of the first and second plurality of buffer devices having an interface connected to a respective plurality of memory devices;
a first and second repeater device;
a first point-to-point link having a first connection to the controller device and a second connection to the first repeater device;
a second point-to-point link having a first connection to the controller device and a second connection to the second repeater device;
a first plurality of repeater links, each repeater link having a first connection to a respective buffer device of the first plurality of buffer devices, and a second connection to the first repeater device; and
a second plurality of repeater links, each repeater link having a first connection to a respective buffer device of the second plurality of buffer devices and a second connection to the second repeater device. - View Dependent Claims (20, 21, 22)
-
-
23. A memory system comprising:
-
a controller device having an interface;
a first connector, second connector, and third connector;
a first point-to point link having a first connection to the interface and a second connection to the first connector;
a second point-to-point link having a first connection to the interface and a second connection to the second connector;
a third point-to-point link having a first connection to the interface and a second connection to the third connector; and
a first memory subsystem including;
a buffer device having a having a first interface connected to the first connector, and a second interface; and
a plurality of memory devices connected to the second interface. - View Dependent Claims (24)
-
Specification