Server system operation control method
First Claim
1. A server system operation control method implemented by a single shared memory type multiprocessor system made up of a plurality of processors, a main memory device, an external memory device and a connection means for mutually connecting these components, comprising the steps of:
- designating a main logical unit made up of a group of said processors and a portion of said main memory device and a standby logical unit made up of another group of said processors and another portion of said main memory device, each operating independently;
providing a memory segment on the main memory device to be accessible from both of the main logical unit and the standby logical unit and setting a take-over information storage space on said memory segment to store information for take-over of control from the main logical unit to the standby logical unit;
storing, by the main logical unit, information required for take-over of control to the information storage space at every time when the information is made in said main logical unit; and
searching, by the standby logical unit, information stored in the information storage space when a take-over request is sent to the standby logical unit from the main logical unit and forming a processing environment and status in said standby logical unit which are identical to those of the main system, to take over all or a portion of the processing of the main logical unit.
1 Assignment
0 Petitions
Accused Products
Abstract
A main logical unit and a standby logical unit are defined by a process controller in a shared main memory multiprocessor, and an information storage space accessible from both logical units is provided. The main logical unit stores address information onto that information storage space by indicating a memory area it controls as the main memory area. When failover or cloning becomes necessary, the standby logical unit searches the information on the applicable address. Then from the applicable information, it also searches information on the main memory area controlled by the main logical unit to establish in itself and forms a processing environment and state identical to the main logical unit such that the standby logical unit takes over all or a portion of the processing of the main logical unit. This enables the construction of a server system of high operability to overcome failures and poor response times by failover and cloning, etc.
23 Citations
11 Claims
-
1. A server system operation control method implemented by a single shared memory type multiprocessor system made up of a plurality of processors, a main memory device, an external memory device and a connection means for mutually connecting these components, comprising the steps of:
-
designating a main logical unit made up of a group of said processors and a portion of said main memory device and a standby logical unit made up of another group of said processors and another portion of said main memory device, each operating independently;
providing a memory segment on the main memory device to be accessible from both of the main logical unit and the standby logical unit and setting a take-over information storage space on said memory segment to store information for take-over of control from the main logical unit to the standby logical unit;
storing, by the main logical unit, information required for take-over of control to the information storage space at every time when the information is made in said main logical unit; and
searching, by the standby logical unit, information stored in the information storage space when a take-over request is sent to the standby logical unit from the main logical unit and forming a processing environment and status in said standby logical unit which are identical to those of the main system, to take over all or a portion of the processing of the main logical unit. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A server system operation control method implemented by a shared memory type multiprocessor system including plural processors, a main memory device and connection means for mutually connecting therein, comprising:
-
designating a main logical unit, a standby logical unit, and a shared memory accessible from both the main logical unit and the standby logical unit;
updating periodically a main logical unit status;
monitoring periodically the updated main logical unit status to check whether a failure occurs in the main logical unit;
storing periodically the updated main logical unit status in a memory of the main logical unit; and
once the failure occurs in the main logical unit, instructing the standby logical unit, to take over the main logical unit by retrieving the updated main logical unit status from the memory of the main logical unit so as to restore the updated main logical unit status in the standby logical unit, or to share a workload of the main logical unit by retrieving the updated main logical unit status from the memory of the main logical unit so as t duplicate the updated main logical unit status in the standby logical unit. - View Dependent Claims (10, 11)
-
Specification