Memory adaptedt to provide dedicated and or shared memory to multiple processors and method therefor
First Claim
Patent Images
1. An apparatus comprising:
- a memory array having a first portion and a second portion, the first portion of the memory array being different than the second portion of the memory array, wherein the memory array is adapted such that the first portion of the memory array is accessible only by a first processor and the second portion of the memory array is accessible only by a second processor.
1 Assignment
0 Petitions
Accused Products
Abstract
Briefly, in accordance with one embodiment of the invention, a portable communication device may have multiple processors and a memory. Portions of the memory may only be accessible by one of the processors.
160 Citations
34 Claims
-
1. An apparatus comprising:
a memory array having a first portion and a second portion, the first portion of the memory array being different than the second portion of the memory array, wherein the memory array is adapted such that the first portion of the memory array is accessible only by a first processor and the second portion of the memory array is accessible only by a second processor. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
10. An apparatus comprising:
-
a memory array having a first portion and a second portion;
a first processor; and
a second processor, wherein the first portion of the memory array is accessible only by the first processor, and the second portion of the memory array is accessible only by the second processor. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21)
-
-
22. A system comprising:
-
a first processor;
a second processor;
a memory bus;
a memory array, wherein the first processor and the second processor are coupled to the memory array by the memory bus; and
an arbitrator to resolve access conflicts to the memory array by the first processor and the second processor. - View Dependent Claims (23, 24, 25, 26, 27, 28, 29)
-
-
30. A method comprising:
increasing a first amount of a memory array that is accessible only by a first processor while reducing a second amount of memory array that is accessible only by a second processor. - View Dependent Claims (31, 32, 33, 34)
Specification