Sense interface system with velocity feed-through rejection
First Claim
1. An improved capacitive sensing circuit comprising:
- a sense pulse generator providing a first polarity sense pulse and a second polarity sense pulse;
a sense capacitor coupled to the sense pulse generator;
a detector coupled to the sense capacitor; and
a storage device coupled to the detector.
1 Assignment
0 Petitions
Accused Products
Abstract
A capacitive sensing circuit coupled to a variable capacitor. The circuit comprises a sense pulse generator providing a first polarity sense pulse and a second polarity sense pulse; a sense capacitor coupled to the sense pulse generator; a charge detector coupled to the sense capacitor; and a storage device coupled to the charge detector. The storage device may be a sample and hold circuit, a capacitor or a buffer. Multiple capacitors may be provided to enable a position detection scheme which is suitable for use in an optical mirror switching array. An analog to digital converter may be coupled to the storage device and a digital demodulator device coupled to the output of the analog to digital converter.
22 Citations
49 Claims
-
1. An improved capacitive sensing circuit comprising:
-
a sense pulse generator providing a first polarity sense pulse and a second polarity sense pulse;
a sense capacitor coupled to the sense pulse generator;
a detector coupled to the sense capacitor; and
a storage device coupled to the detector. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22)
-
-
23. A sampled data system having two phases, comprising:
-
at least a first sense transducer, said sense transducer comprising an output;
a first phase sampling said output of the sense transducer;
a second phase sampling said output of sense transducer, the difference between first and second samples providing a measurement of the position of a body coupled to the sense transducer; and
a sense pulse generator providing a sense pulse to the sense transducer, the generator providing a first polarity of said sense pulse to said sense transducer during a first incidence of said first phase and said second phase, and a second polarity of said sense pulse to said sense transducer during a second incidence of said first phase and said second phase. - View Dependent Claims (24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35)
-
-
36. A circuit, comprising:
-
a sense capacitor coupled to a microstructure;
a charge detector coupled to the sense capacitor;
a sense pulse generator coupled to said sense capacitor, said sense pulse generator comprising control circuitry, said control circuitry causing the sense pulse polarity to invert over two phases; and
sense circuitry coupled to the charge detector detecting the difference between the phases. - View Dependent Claims (37, 38, 39, 40)
-
-
41. An optical mirror switch, comprising:
-
an optical mirror assembly;
at least one sense capacitor coupled to the optical mirror assembly;
sense circuitry coupled to the sense capacitor, including a sense pulse generator providing a first polarity sense pulse and a second polarity sense pulse, said sense pulse generator coupled to said sense capacitor;
a storage device coupled to the sense circuitry; and
a demodulator coupled to said storage device. - View Dependent Claims (42, 43, 44)
-
-
45. A method of operating a switched-capacitor circuit, comprising:
-
providing a plurality of sense pulses having a first polarity to a sense capacitor during a first phase to obtain a first output of the sense transducer; and
providing a plurality of sense pulses having a second polarity to a sense capacitor during a second phase to obtain a second output of the sense transducer. - View Dependent Claims (46, 47, 48)
-
-
49. An improved capacitive sensing circuit comprising:
-
a sense pulse generator providing a first magnitude sense pulse and a second magnitude sense pulse;
a sense capacitor coupled to the sense pulse generator;
a charge detector coupled to the sense capacitor;
a storage device coupled to the charge detector; and
a demodulator coupled to the storage device.
-
Specification