Methods and apparatus for distributing interrupts
First Claim
1. A method for distributing interrupt load to processors in a multiprocessor system, the method comprising:
- identifying a first characteristic associated with a first interrupt;
identifying a second characteristic associated with a second interrupt;
selecting a first processor for running a first interrupt handler associated with the first interrupt, wherein the first processor is selected by comparing the first characteristic with the second characteristic, the selection of the first processor allowing distribution of interrupt load.
2 Assignments
0 Petitions
Accused Products
Abstract
The present invention relates to handling interrupts in a multiprocessor system. An interrupt controller can receive input from a variety of interrupt sources, such as peripheral components and peripheral interfaces. Interrupts and their associated characteristics are identified. In one example, interrupt characteristics can be compared with characteristics of other interrupts handled by processors in the multiprocessor system. Interrupt characteristics are used to select a processor to run a routine for handling the associated interrupt. Intelligent selection provides efficient and effective distribution of interrupts.
-
Citations
35 Claims
-
1. A method for distributing interrupt load to processors in a multiprocessor system, the method comprising:
-
identifying a first characteristic associated with a first interrupt;
identifying a second characteristic associated with a second interrupt;
selecting a first processor for running a first interrupt handler associated with the first interrupt, wherein the first processor is selected by comparing the first characteristic with the second characteristic, the selection of the first processor allowing distribution of interrupt load. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. An apparatus for distributing interrupt load to processors in a multiprocessor system, the apparatus comprising:
-
means for identifying a first characteristic associated with a first interrupt;
means for identifying a second characteristic associated with a second interrupt;
means for selecting a first processor for running a first interrupt handler associated with the first interrupt, wherein the first processor is selected by comparing the first characteristic with the second characteristic, the selection of the first processor allowing distribution of interrupt load. - View Dependent Claims (11, 12, 13, 14, 15)
-
-
16. An interrupt controller for distributing interrupt load to processors in a multiprocessor system, the apparatus comprising:
-
an interrupt request register coupled to a plurality of interrupt sources;
a priority resolver coupled to the interrupt request register, the priority resolver configured to receive interrupts from the interrupt request register and prioritize the interrupts;
an interrupt distributor coupled to the priority resolver, the interrupt distributor configured to select a first processor for running a first interrupt handler associated with a first interrupt, wherein the first processor is selected by comparing the first characteristic with a second characteristic associated with a second interrupt. - View Dependent Claims (17, 18, 19, 20)
-
-
21. A method for dynamic selection of a processor in a multiprocessor system, the method comprising:
-
identifying a first interrupt;
identifying a routine for handling the first interrupt;
dispatching the first interrupt to the first processor upon checking a recent invocation indicator associated with the first processor to allow dynamic selection of the first processor for handling the first interrupt in a multiprocessor system. - View Dependent Claims (22, 23, 24, 25, 26, 27)
-
-
28. An apparatus for dynamic selection of a processor in a multiprocessor system, the apparatus comprising:
-
means for identifying a first interrupt;
means for identifying a routine for handling the first interrupt;
means for dispatching the first interrupt to the first processor upon checking a recent invocation indicator associated with the first processor to allow dynamic selection of the first processor for handling the first interrupt in a multiprocessor system. - View Dependent Claims (29, 30, 31, 32, 33, 34, 35)
-
Specification