Self-aligned trench mosfets and methods for making the same
First Claim
1. A method for making a semiconductor device, comprising:
- providing a substrate with an upper surface, the substrate having a trench therein;
providing an oxide layer on the bottom and sidewall of the trench;
providing a conductive layer on the bottom and sidewall of the oxide layer, the conductive layer having an upper surface below the upper surface of the substrate; and
providing a self-aligned isolation cap on the conductive layer within the trench, the isolation cap comprising a non-organic dielectric material.
7 Assignments
0 Petitions
Accused Products
Abstract
Self-aligned trench MOSFETs and methods for manufacturing the same are disclosed. By having a self-aligned structure, the number of MOSFETS per unit area—the cell density—is increased, making the MOSFETs cheaper to produce. The self-aligned structure for the MOSFET is provided by making the sidewall of the overlying isolation dielectric layer substantially aligned with the sidewall of the gate conductor. Such an alignment can be made through any number of methods such as using a dual dielectric process, using a selective dielectric oxidation process, using a selective dielectric deposition process, or a spin-on-glass dielectric process.
90 Citations
31 Claims
-
1. A method for making a semiconductor device, comprising:
-
providing a substrate with an upper surface, the substrate having a trench therein;
providing an oxide layer on the bottom and sidewall of the trench;
providing a conductive layer on the bottom and sidewall of the oxide layer, the conductive layer having an upper surface below the upper surface of the substrate; and
providing a self-aligned isolation cap on the conductive layer within the trench, the isolation cap comprising a non-organic dielectric material. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A method for making a semiconductor device, comprising:
-
providing a substrate with an upper surface, the substrate having a trench therein;
providing an oxide layer on the bottom and sidewall of the trench;
providing a conductive layer on the bottom and sidewall of the oxide layer, the conductive layer having an upper surface below the upper surface of the substrate; and
providing a self-aligned isolation cap on the conductive layer within the trench by using a combination of dielectric materials with different etching rates. - View Dependent Claims (7, 8, 9, 10, 11)
-
-
12. A method for making a semiconductor device, comprising:
-
providing a substrate with an upper surface;
providing a nitride-containing layer on a portion of the substrate upper surface;
providing a trench in the substrate in the portion of the substrate not containing the nitride-containing layer;
providing an oxide layer on the bottom and sidewall of the trench;
providing a conductive layer on the bottom and sidewall of the oxide layer, the conductive layer having an upper surface below the upper surface of the substrate;
providing a self-aligned isolation cap on the conductive layer within the trench; and
removing the nitride-containing layer. - View Dependent Claims (13, 14, 15, 16, 17)
-
-
18. A semiconductor device made by the method comprising:
-
providing a substrate with an upper surface, the substrate having a trench therein;
providing an oxide layer on the bottom and sidewall of the trench;
providing a conductive layer on the bottom and sidewall of the oxide layer, the conductive layer having an upper surface below the upper surface of the substrate; and
providing a self-aligned isolation cap on the conductive layer within the trench, the isolation cap comprising a non-organic dielectric material.
-
-
19. A semiconductor device made by the method comprising:
-
providing a substrate with an upper surface, the substrate having a trench therein;
providing an oxide layer on the bottom and sidewall of the trench;
providing a conductive layer on the bottom and sidewall of the oxide layer, the conductive layer having an upper surface below the upper surface of the substrate; and
providing a self-aligned isolation cap on the conductive layer within the trench by using a combination of dielectric materials with different etching rates.
-
-
20. A semiconductor device made by the method comprising:
-
providing a substrate with an upper surface;
providing a nitride-containing layer on a portion of the substrate upper surface;
providing a trench in the substrate in the portion of the substrate not containing the nitride-containing layer;
providing an oxide layer on the bottom and sidewall of the trench;
providing a conductive layer on the bottom and sidewall of the oxide layer, the conductive layer having an upper surface below the upper surface of the substrate;
providing a self-aligned isolation cap on the conductive layer within the trench; and
removing the nitride-containing layer.
-
-
21. A method for making a MOSFET, comprising:
-
providing a substrate with an upper surface, the substrate having a trench therein;
providing source and channel regions proximate the trench;
providing a gate oxide on the bottom and sidewall of the trench;
providing a conductive gate on the bottom and sidewall of the gate oxide, the conductive gate having an upper surface below the upper surface of the substrate; and
providing a self-aligned isolation cap on the conductive gate within the trench, the isolation cap comprising a non-organic dielectric material.
-
-
22. A method for making a MOSFET, comprising:
-
providing a substrate with an upper surface, the substrate having a trench therein;
providing source and channel regions proximate the trench;
providing a gate oxide on the bottom and sidewall of the trench;
providing a conductive gate on the bottom and sidewall of the gate oxide, the conductive gate having an upper surface below the upper surface of the substrate; and
providing a self-aligned isolation cap on the conductive gate within the trench by using a combination of dielectric materials with different etching rates. - View Dependent Claims (23)
-
-
24. A method for making a MOSFET, comprising:
-
providing a substrate with an upper surface;
providing source and channel regions proximate the trench;
providing a nitride-containing layer on a portion of the substrate upper surface;
providing a trench in the substrate in the portion of the substrate not containing the nitride-containing layer;
providing a gate oxide on the bottom and sidewall of the trench;
providing a conductive gate on the bottom and sidewall of the gate oxide, the conductive gate having an upper surface below the upper surface of the substrate;
providing a self-aligned isolation cap on the conductive gate within the trench; and
removing the nitride-containing layer.
-
-
25. A MOSFET made by the method comprising:
-
providing a substrate with an upper surface, the substrate having a trench therein;
providing source and channel regions proximate the trench;
providing a gate oxide on the bottom and sidewall of the trench;
providing a conductive gate on the bottom and sidewall of the gate oxide, the conductive gate having an upper surface below the upper surface of the substrate; and
providing a self-aligned isolation cap on the conductive layer within the trench, the isolation cap comprising a non-organic dielectric material
-
-
26. A MOSFET made by the method comprising:
-
providing a substrate with an upper surface, the substrate having a trench therein;
providing source and channel regions proximate the trench;
providing a gate oxide on the bottom and sidewall of the trench;
providing a conductive gate on the bottom and sidewall of the gate oxide, the conductive gate having an upper surface below the upper surface of the substrate; and
providing a self-aligned isolation cap on the conductive gate within the trench by using a combination of dielectric materials with different etching rates.
-
-
27. A MOSFET made by the method comprising:
-
providing a substrate with an upper surface;
providing source and channel regions proximate the trench;
providing a nitride-containing layer on a portion of the substrate upper surface;
providing a trench in the substrate in the portion of the substrate not containing the nitride-containing layer;
providing a gate oxide on the bottom and sidewall of the trench;
providing a conductive gate on the bottom and sidewall of the gate oxide, the conductive gate having an upper surface below the upper surface of the substrate;
providing a self-aligned isolation cap on the conductive gate within the trench; and
removing the nitride-containing layer.
-
-
28. A field effect transistor structure, comprising:
-
a substrate with an upper surface, the substrate having a trench therein;
an oxide layer on the bottom and sidewall of the trench;
a conductive layer on the bottom and sidewall of the oxide layer, the conductive layer having an upper surface below the upper surface of the substrate; and
a self-aligned isolation cap on the conductive layer within the trench, the isolation cap comprising a non-organic dielectric material
-
-
29. A MOSFET structure, comprising:
-
a substrate with an upper surface, the substrate having a trench therein;
a source and channel region proximate the trench;
a gate oxide on the bottom and sidewall of the trench;
a conductive gate on the bottom and sidewall of the gate oxide, the conductive gate having an upper surface below the upper surface of the substrate; and
a self-aligned isolation cap on the conductive gate within the trench, the isolation cap comprising a non-organic dielectric material.
-
-
30. A semiconductor device containing a field effect transistor structure, the transistor structure comprising:
-
a substrate with an upper surface, the substrate having a trench therein;
an oxide layer on the bottom and sidewall of the trench;
a conductive layer on the bottom and sidewall of the oxide layer, the conductive layer having an upper surface below the upper surface of the substrate; and
a self-aligned isolation cap on the conductive gate within the trench, the isolation cap comprising a non-organic dielectric material.
-
-
31. A semiconductor device containing a MOSFET structure, the MOSFET structure comprising:
-
a substrate with an upper surface, the substrate having a trench therein;
a source and channel region proximate the trench;
a gate oxide on the bottom and sidewall of the trench;
a conductive gate on the bottom and sidewall of the gate oxide, the conductive gate having an upper surface below the upper surface of the substrate; and
a self-aligned isolation cap on the conductive gate within the trench, the isolation cap comprising a non-organic dielectric material.
-
Specification