×

Bit error rate tester

  • US 20030149921A1
  • Filed: 02/01/2002
  • Published: 08/07/2003
  • Est. Priority Date: 02/01/2002
  • Status: Active Grant
First Claim
Patent Images

1. A High-speed Digital Subscriber Line (HDSL) communication device, comprising:

  • a HDSL communication interface;

    an upstream communication interface;

    a communication circuit coupled to the HDSL communication interface and the upstream communication interface;

    a bit error rate test (BERT) circuit coupled to the communication circuit; and

    a processor coupled to the communication circuit and the BERT circuit, wherein the processor commands the BERT circuit to initiate a bit error rate (BER) test.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×