DOUBLE DATA RATE SYNCHRONOUS SRAM WITH 100% BUS UTILIZATION
First Claim
1. A synchronous memory circuit comprising:
- an address bus for receiving an address;
at least two memory blocks each of which is capable to be accessed at said address; and
a data bus for receiving data items for transfer to or from the memory blocks, wherein in two consecutive clock cycles at least a first and a second write data items corresponding to a first write burst operation are capable of being transferred sequentially to the memory circuit via the data bus and at least a first and second read data items corresponding to a first read burst operation are capable of being provided sequentially by the memory circuit via the data bus.
3 Assignments
0 Petitions
Accused Products
Abstract
A synchronous memory circuit is capable of double data transfer rate per clock cycle, 100% bus utilization (i.e., no idle clock cycles in bus turn arounds), and has only one clock cycle of latency in each of read and write burst operations. The memory circuit has a data bus 202, at least two memory blocks (20, 30), a multiplexer (120) for receiving two read data items from respective two memory blocks in a read burst operation and allowing one of the two read data items to be provided on the data bus half a clock cycle after the read burst operation is initiated and allowing the other one of the two read data items to be provided on the data bus one clock cycle after the read burst operation is initiated, and two registers (50, 70) for storing respective two write data items provided on the data bus in a first write burst operation wherein one of the two write data items is written to one of the two memory blocks at the initiation of a next write burst operation following the first write burst operation and the other one of the two write data items is written to the other one of the two memory blocks half a clock cycle after the initiation of the next write burst operation, wherein in two consecutive clock cycles the two write data items are capable of being transferred to the memory circuit via the data bus and the two read data items are capable of being transferred from the memory circuit via the data bus.
110 Citations
56 Claims
-
1. A synchronous memory circuit comprising:
-
an address bus for receiving an address;
at least two memory blocks each of which is capable to be accessed at said address; and
a data bus for receiving data items for transfer to or from the memory blocks, wherein in two consecutive clock cycles at least a first and a second write data items corresponding to a first write burst operation are capable of being transferred sequentially to the memory circuit via the data bus and at least a first and second read data items corresponding to a first read burst operation are capable of being provided sequentially by the memory circuit via the data bus. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27)
-
-
28. A method of accessing a synchronous memory circuit, the method comprising the:
-
(A) initiating a first write burst operation for sequentially transferring at least a first and second write data items to the memory circuit in a first clock cycle; and
(B) initiating a first read burst operation for sequentially transferring at least a first and second read data items from the memory circuit in a second clock cycle, wherein the first and second clock cycles are two consecutive clock cycles. - View Dependent Claims (29, 30, 31, 32, 33, 34, 35, 36, 37)
-
-
38. A synchronous memory circuit comprising:
-
an address bus for receiving a burst address;
two memory blocks;
data bus for transferring data corresponding to the burst address to or from the two memory blocks;
a control input terminal for receiving a read/write control signal for indicating a read burst or a write burst operation, wherein a burst operation is initiated upon a rising edge of a clock cycle by asserting the read/write control signal to indicate a write burst or a read burst operation and providing an address at the address bus both prior to the rising edge of the clock cycle;
an output circuit for receiving two read data items from respective two memory blocks in a first read burst operation and allowing one of the two read data items to be provided on the data bus half a clock cycle after the first read burst operation is initiated, and allowing the other one of the two read data items to be provided on the data bus one clock cycle after the first read burst operation is initiated; and
a first and second registers for storing respective two write data items provided on the data bus in a first write burst operation, wherein one of the two write data items is written to one of the two memory blocks at the initiation of a next write burst operation following the first write burst operation, and the other one of the two write data items is written to the other one of the two memory blocks half a clock cycle after the initiation of the next write burst operation, wherein in two consecutive clock cycles the two write data items are capable of being transferred to the memory circuit via the data bus and the two read data items are capable of being transferred from the memory circuit via the data bus. - View Dependent Claims (39, 40, 41, 42, 43, 44, 45)
-
-
46. A synchronous memory circuit comprising:
-
a first memory block;
a data bus for transferring data to or from the first memory block; and
an output circuit for receiving a first read data item from the first memory block in a first read operation and allowing the first read data item to be provided on the data bus after half a clock cycle after the first read operation is initiated. - View Dependent Claims (47, 48, 49, 50, 51, 52, 53)
-
-
54. A memory circuit comprising:
-
a clock terminal for receiving a clock signal;
an address bus for receiving an address;
a data bus for receiving write data and providing read data; and
wherein the memory circuit is capable to perform a write burst operation in which the memory circuit receives one read address from the address bus and the memory circuit also receives, sequentially, two write data items from the data bus;
wherein the memory circuit is capable to perform a read burst operation in which the memory circuit receives one write address on the address bus and the memory circuit provides, sequentially, two write data items on the data bus;
wherein the memory circuit is capable to receive a new read or write address in each clock cycle of the clock signal, so that consecutive read and write burst operations are capable to be performed sequentially in any order with the respective read and write addresses being received by the memory circuit in consecutive clock cycles, without any dead clock cycles therebetween. - View Dependent Claims (55)
-
-
56. A memory circuit comprising:
-
a clock terminal for receiving a clock signal;
a first address bus for receiving an address;
a data bus for receiving write data and providing read data;
two or more memory blocks for storing data, wherein each memory block has a second address bus for receiving an address of a location in the memory block;
a plurality of registers for passing the address from the first address bus to the first and second memory blocks on consecutive edges of the clock signal;
a temporary storage for storing write data before the write data are written to at least one of the memory blocks, and for storing a write address before providing the write address to at least one of the memory blocks;
wherein in write operation immediately preceding a read operation, the temporary storage circuit stores the write operation'"'"'s write data until a subsequent write operation; and
the memory further comprises a comparator for comparing a read address with the write address stored in the temporary storage, and for providing read data to the data bus from the temporary storage instead of the memory blocks if the comparator indicates a match.
-
Specification