Circuit configuration and method for the switch-on/off control of a field-effect transistor
First Claim
1. A circuit configuration having a field-effect transistor, comprising:
- a semiconductor body having a trench formed therein;
external gate terminals, including a first gate terminal and a second gate terminal;
at least one source electrode region formed in said semiconductor body;
at least one drain electrode region formed in said semiconductor body;
at least two gate electrodes, including a first gate electrode and a second gate electrode, formed vertically in said trench and in a manner insulated from one another and from said source electrode region and said drain electrode region, said first and second gate electrodes being capacitively coupled to one another by a capacitance distributed over the field-effect transistor, said gate electrodes each connected separately to one of said external gate terminals; and
a driver configuration connected to said external gate terminals and having driver circuits, including a first driver circuit and a second driver circuit, and a generating device, said driver configuration generating a first gate drive signal passed to said first gate terminal, and a second gate drive signal passed to said second gate terminal, said generating device generating the second gate drive signal in a delayed manner with respect to the first gate drive signal.
1 Assignment
0 Petitions
Accused Products
Abstract
A circuit configuration for the switch-on/off control of a DMOS power transistor has at least one first gate electrode and, separate from the latter, a second gate electrode, which are capacitively coupled to one another by a capacitance distributed over the field-effect transistor and which can be driven via separate external gate electrode terminals. The circuit configuration has two individual driver circuits and a generating circuit in order to feed a first drive signal to the first gate electrode and a second drive signal to the second gate electrode, the second drive signal being delayed with respect to the first drive signal.
-
Citations
15 Claims
-
1. A circuit configuration having a field-effect transistor, comprising:
-
a semiconductor body having a trench formed therein;
external gate terminals, including a first gate terminal and a second gate terminal;
at least one source electrode region formed in said semiconductor body;
at least one drain electrode region formed in said semiconductor body;
at least two gate electrodes, including a first gate electrode and a second gate electrode, formed vertically in said trench and in a manner insulated from one another and from said source electrode region and said drain electrode region, said first and second gate electrodes being capacitively coupled to one another by a capacitance distributed over the field-effect transistor, said gate electrodes each connected separately to one of said external gate terminals; and
a driver configuration connected to said external gate terminals and having driver circuits, including a first driver circuit and a second driver circuit, and a generating device, said driver configuration generating a first gate drive signal passed to said first gate terminal, and a second gate drive signal passed to said second gate terminal, said generating device generating the second gate drive signal in a delayed manner with respect to the first gate drive signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method for operating a circuit configuration having a field-effect transistor with at least one source electrode region, at least one drain electrode region, and at least one first and second gate electrode, the first and second gate electrodes formed vertically in a trench of a semiconductor body and in a manner insulated from one another and from the source electrode region and the drain electrode region and are capacitively coupled to one another by a capacitance distributed over the field-effect transistor, the circuit configuration further having a driver configuration driving the field effect transistor, which comprises the steps of:
-
generating separately, via the driver configuration, a first driver signal and a second gate drive signal; and
applying the first and second gate drive signals to separate gate terminals in each case for the first and second gate electrodes, the second gate drive signal being generated in a delayed manner with respect to the first gate drive signal and being applied to the second gate terminal in a delayed manner. - View Dependent Claims (10, 11, 12, 13, 14, 15)
-
Specification