Transistor configuration with a shielding electrode outside an active cell array and a reduced gate-drain capacitance

  • US 20030178676A1
  • Filed: 03/19/2003
  • Published: 09/25/2003
  • Est. Priority Date: 03/19/2002
  • Status: Active Grant
  • ×

    Create Patent Alert


    *Certain alert events are not available for your current subscription level. Upgrade
  • Save
    ×



    ×

    Thank you for your feedback

    ×
    ×