INTEGRATED CIRCUIT AND METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT AND PACKAGE
First Claim
Patent Images
1. A packaged IC comprising:
- an IC die, a signal trace and a signal complement trace positioned relative to each other to maximize broadside coupling for a matching impedance, said signal and signal complement traces separated by a dielectric coupling layer, and electrically connected to pads on said IC die, a signal trace conductive reference layer separated from said signal trace by signal trace dielectric isolation layer, and a signal complement trace conductive reference layer separated from said signal complement trace by signal complement trace dielectric isolation layer.
10 Assignments
0 Petitions
Accused Products
Abstract
A packaged IC includes an IC die with signal and signal complement traces positioned relative to each other to maximize broadside coupling for a matching impedance. The signal and signal complement traces are electrically connected to transmission or receive channels of the IC die. Use of a broadside coupled trace configuration alleviates routing congestion in an IC package and permits an IC to accommodate a greater number of channels within a given surface area than is possible under the prior art.
-
Citations
33 Claims
-
1. A packaged IC comprising:
-
an IC die, a signal trace and a signal complement trace positioned relative to each other to maximize broadside coupling for a matching impedance, said signal and signal complement traces separated by a dielectric coupling layer, and electrically connected to pads on said IC die, a signal trace conductive reference layer separated from said signal trace by signal trace dielectric isolation layer, and a signal complement trace conductive reference layer separated from said signal complement trace by signal complement trace dielectric isolation layer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. A method of manufacturing a packaged IC comprising the steps of:
-
calculating trace width and spacing requirements of one or more signal and signal complement traces for a matching impedance at a given dielectric constant using broadside coupling in an IC package design, positioning said one or more signal and signal complement traces to maximize broadside coupling according to said step of calculating in an IC package design, positioning one or more signal and signal complement trace conductive reference layers parallel to said signal and signal complement traces separated by signal and signal complement trace dielectric isolation layers in an IC package design, manufacturing an IC package according to said IC package design, and electrically connecting pads on an IC die to said signal and signal complement traces of said IC package. - View Dependent Claims (16, 17, 18, 19, 20, 21, 22, 23)
-
-
24. An IC die comprising:
-
a plurality of first signal and signal complement die pads comprising a die pad pair, each first signal and signal complement die pad pair aligned along parallel lines that are perpendicular to a die edge, said plurality of first signal and signal complement pads being adjacent said die edge, a plurality of second signal and signal complement die pads aligned along said parallel lines that are perpendicular to said die edge, said plurality of second signal and signal complement die pads being on an opposite side of said plurality of first signal and signal complement pads from said die edge. - View Dependent Claims (25, 26, 27, 28)
-
-
29. A method for laying out an IC comprising the steps of:
-
positioning a plurality of first signal and signal complement pads, each first signal and signal complement pad pair aligned along parallel lines that are perpendicular to a die edge, said plurality of first signal and signal complement pads being adjacent said die edge, positioning a plurality of second signal and signal complement pads aligned along said parallel lines that are perpendicular to said die edge, said plurality of second signal and signal complement pads being on an opposite side of said plurality of first signal and signal complement pads from said die edge. - View Dependent Claims (30, 31, 32, 33)
-
Specification