×

Multiple video camera surveillance system

  • US 20030193577A1
  • Filed: 02/24/2003
  • Published: 10/16/2003
  • Est. Priority Date: 03/07/2002
  • Status: Abandoned Application
First Claim
Patent Images

1. A video surveillance system comprising a plurality of video cameras (C1, C2, . . . , Ci) as well as a video signal switch (MUX)including a plurality of inputs (CV1, CV2, . . . , CVi) and at least one output (MO), a means (SC) for controlling the video signal switch (MUX) and said video cameras (C1, C2, . . . , Ci), a video signal recording means (VR) connected to said output (MO) of said video signal switch (MUX);

  • each of said video cameras (C1, C2, . . . , Ci) comprising;

    an image converter means (CCD) for receiving said images and converting them into an image signal having at least a luminance component, a pulse generating means (TC) for free-running generation of a sequence of horizontal and vertical synchronization pulses, whereby the period (PS) of said sequence may deviate from a predefined nominal period within a given tolerance interval (TI);

    a means (SP) for combining said image signal from said image converter means (CCD) and said sequence of horizontal and vertical synchronization pulses into a composite video signal;

    said pulse generating means (TC) being configured to assume a predefined starting status on receiving an external reset pulse (R) and to generate the sequence of said horizontal and vertical synchronization pulses commencing with said predefined starting status;

    said video signal switch (MUX) comprising means for applying said signal at a selected input of said video signal switch inputs (CV1, CV2, . . . , CVi) to said output of said video signal switch (MUX) in accordance with a selection control signal (MC);

    said system controller (SC) comprising a clock generator (CLK, FD1, FD2) for generating a reset pulse for communicating it to said video cameras (C1, C2, . . . , Ci) in common;

    said video signal recording means (VR) comprising a video signal decoding circuit for decoding said video signal furnished by said video signal switch (MUX) and which is configured to lock on to said horizontal synchronization pulses contained in said video signal so quickly that it is able to decode video signals comprising time distortions caused by said periods of said sequences generated by each camera deviating from said nominal period.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×