Synchronizing clock enablement in an electronic device
First Claim
1. A method of synchronizing enablement of a common clock for a main and a second processor in an electronic device having a low-power mode, the method comprising the steps of:
- completing a communication activity by one of the processors;
monitoring a clock enable signal from the processors;
comparing the clock-enabled timing of one of the processor with the known clock-enabled timing of the other processor;
calculating the the timing needed to synchronize the clock enablement of the processors; and
synchronizing the periodic timing of the processors.
4 Assignments
0 Petitions
Accused Products
Abstract
A method of synchronizing enablement of a common clock for a main and a second processor in an electronic device having a low-power mode includes a first step of completing a communication activity by the main processor. A next step includes monitoring a clock enable signal from the second processor. A next step includes comparing the timing of the second processor with the known timing of the main processor if the second processor does not have the clock enabled in the monitoring step. A next step includes calculating the the timing needed to synchronize the clock enablement by the second processor to that of the main processor. A next step includes powering up and powering down the second processor under control by the main processor to synchronize the periodic timing of the second processor to that of the main processor.
30 Citations
20 Claims
-
1. A method of synchronizing enablement of a common clock for a main and a second processor in an electronic device having a low-power mode, the method comprising the steps of:
-
completing a communication activity by one of the processors;
monitoring a clock enable signal from the processors;
comparing the clock-enabled timing of one of the processor with the known clock-enabled timing of the other processor;
calculating the the timing needed to synchronize the clock enablement of the processors; and
synchronizing the periodic timing of the processors. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method of synchronizing enablement of a common clock for a main processor operable in a wide area radio communication system and a second processor operable in a local area network communication system in an electronic device having a low-power mode, the method comprising the steps of:
-
completing a communication activity by one of the processors;
monitoring a clock enable signal from the second processor;
comparing the timing of the second processor with the known timing of the main processor if the second processor does not have the clock enabled in the monitoring step;
calculating the the timing needed to synchronize the clock enablement by the second processor to that of the main processor; and
powering up and powering down the second processor under control by the main processor to synchronize the periodic timing of the second processor to that of the main processor. - View Dependent Claims (12, 13, 14, 15, 16, 17)
-
-
18. A method of synchronizing enablement of a common clock for a main processor operable in a wide area radio communication system and a second processor operable in a local area network communication system in an electronic device having a low-power mode, the method comprising the steps of:
-
completing a communication activity by the main processor;
monitoring a clock enable signal from the second processor;
waiting until the second processor goes through one communication cycle to measure its timing;
comparing the timing of the second processor with the known timing of the main processor if the second processor does not have the clock enabled in the monitoring step;
calculating the the timing needed to synchronize the clock enablement by the second processor to that of the main processor;
powering up and powering down the second processor under control by the main processor to synchronize the periodic timing of the second processor to that of the main processor; and
detecting when an active communication is made by either of the processors, wherein the above steps are repeated. - View Dependent Claims (19, 20)
-
Specification